

VOICE OF THE ENGINEER

MARCH 6 Issue 5/2008 www.edn.com

R



Supply Chain: Avnet's Harley Feldberg Pg 72

Signal Integrity: A very special value Pg 24

Tapeout: Know your IP provider Pg 26

Design Ideas Pg 61

Tales from the Cube: Power, power everywhere Pg 80

CONSUMER ICS: DESIGNING FOR RELIABILITY

MOBILE TELEVISION: FREE—AND LOCATION-FREE

Page 29

DESIGNING WITH QDRII+ AND QDRII IN ONE SYSTEM

Page 47

FLYBACK TRANSFORMER ENABLES HIGH POWER-FACTOR AND CONVERTER EFFICIENCY

CLICK HERE TO **START** a FREE <u>e-newsletter</u> subscription

CLICK HERE TO **RENEW** your FREE magazine subscription

Page 51


Hear the Difference

First Closed-Loop, Digital-Input Class-D Amp

Device	Power	Closed-Loop	Control	Audio Processing	
TAS5706	2 x 20W	Yes	l ² C	Yes	
TAS5704	2 x 20W	Yes	Hardwired	No	

The **TAS5706** and **TAS5704** from Texas Instruments are the industry's first digital-input, stereo Class-D speaker amplifiers with integrated feedback. Their closed-loop architecture produces a richer, more accurate sound and lowers total system cost. And, both ICs feature end-to-end digital performance and a graphical development environment for easier design. **That's High-Performance Analog>>Your Way™**.

www.ti.com/tas5706 1.800.477.8924 ext. 5706









More than 300,000 products stocked and ready to ship today!"

Digi-Key Corporation purchases all product directly from its original manufacturer.

Quality Electronic Components, Superior Service



701 Brooks Ave. South • Thief River Falls, MN 56701 • USA



SuperH Flash Microcontroller reaches speeds up to 160MHz


Superscalar performance, high-speed on-chip FLASH memory access, and much more


Renesas Technology

No.1* supplier of microcontrollers in the world

proudly presents the SuperH Family of devices. SuperH devices equipped with the SH-2A core offer superscalar performance at speeds of 160MHz, allowing high-speed access to on-chip FLASH memory and up to 200MHz CPU performance (ROMless devices). Enhanced features that include on board Floating Point Unit (FPU), Multiply Accumulate Unit (MAC), High-Speed Barrel Shifter and advanced addressing modes deliver DSP-like performance in RISC style architecture without the complicated programming associated with a DSP engine. The SuperH RISC engine and the SH-2A core are establishing new performance standards in the industry, and are ideal for systems that demand real-time, high-precision control and require a combination of high performance CPU with high-speed flash.

SuperH MCU Lineup





Dhrystone MIPS at MHz Superscalar Performance - Two instructions are executed per cycle at 160MHz - World's fastest embedded FLASH with 12.5ns read

access time.

Fast Real-Time Control

- Register Bank architecture (15 Banks) for context switching enables 37.5nsec (6 cycles) interrupt latency time.

High Integration

- 512KB On-Chip Flash / 32KB On-Chip RAM - Advanced 16-bit PWM timers to drive two motors simultaneously

- 1.25 µ sec 12-bit A/D conversion with 3 sample & hold circuits

*Source: Gartner (March 2007) "2006 Worldwide Microcontroller Vendor Revenue" GJ07168








RenesasTechnologyCorp.



Delta-Sigma ADCs

High Performance, Broad Portfolio – Enable Your Design

- High-Performance Analog>>Your Way™



Low noise. Wide bandwidth. High speed. When your design needs best-in-class delta-sigma ADC peformance, look to TI for high-performance devices to meet your design challenges.

Device	Description			
ADS1110	Tiny, low power, 16-bit $\Delta\Sigma$ ADC with onboard reference and PGA (G=1, 2, 4, 8) in SOT: 2.048V ±0.05% accuracy, 5ppm/°C drift			
ADS1226	Low-cost, easy-to-use 24-bit $\Delta\Sigma$ ADC: dedicated START pin, 100SPS data rate, 4µV _{RMS} low noise			
ADS1232	Ideal for weigh scales: 24-bit $\Delta\Sigma$ ADC, up to 23.5 effective bits, onboard PGA (G = 1, 2, 64, 128), 10SPS or 80SPS data rates			
ADS1256	Best-in-class 23-bit, noise-free $\Delta\Sigma$ ADC: 8 channels, 30kSPS and programmable digital filter (averaging)			
ADS1258	Fastest channel cycling, 24-bit, 125kSPS $\Delta\Sigma$ ADC: Measure all 16 channels in <675 μ s			
ADS1278	Widest bandwidth, simultaneous sampling: 24-bit, 8-channel $\Delta\Sigma$ ADC, 128kSPS, 106dB SNR, ±0.0003% INL			
ADS1281	Ultra-low distortion 24-bit $\Delta\Sigma$ ADC: 130dB SNR and –122dB THD while consuming only 12mW of power, ±0.00006% INL			
ADS1610	Fastest 16-bit $\Delta\Sigma$ ADC: 10MSPS, 86dB SNR, 5MHz wide and flat bandwidth			
DDC232	Highly integrated, current-input 20-bit $\Delta\Sigma$ ADC for measuring photodiodes, X-ray security and CT scanners: 32 channels			




www.ti.com/deltasigma 1.800.477.8924 ext. 1434 — Get Datasheets, Samples and Evaluation Modules



PowerWise[®] 2.5A, 42V SIMPLE SWITCHER[®] Synchronous Step-Down Regulators

national.com/switcher

Constant-on-Time (COT) LM310x Regulators are Energy-Efficient and Need No Loop Compensation and Are Stable with Ceramic Capacitors



Product ID	V _{IN} Range (V)	Current (A)	V _{FB} (V)	Frequency (MHz)	Packaging
LM3100	4.5 to 36	1.5	0.8	Up to 1	eTSSOP-20
LM3102	4.5 to 42	2.5	0.8	Up to 1	eTSSOP-20
LM3103	4.5 to 42	0.75	0.6	Up to 1	eTSSOP-16

LM310x Features

- COT control provides lightning-fast transient response
- Stable with ceramic capacitors
- Near-constant frequency operation from unregulated supplies
- No loop compensation reduces external component count
- Pre-bias startup
- Discontinuous Conduction Mode (DCM) operation for a light load
- Enabled in National's WEBENCH® online design environment

Applications

Embedded systems, industrial controls, automotive telematics and body electronics, point-of-load regulators, storage systems, and broadband infrastructure

For samples, datasheets, online design tools, and more information about PowerWise products, visit:


national.com/switcher Or call: 1-800-272-9959





Consumer ICs: designing for reliability

38 Consumers want the latest electronics but only if they'll last longer than the time it takes to take them out of their packages. IC vendors must tackle reliability issues so that their devices will find use in reliable, long-lasting products. by Michael Santarini, Senior Editor



Mobile television: free—and location-free

29 If you think cellular's the only way you'll catch on-the-go television in the future, think again. Over-the-air broadcasters and satellite-based-service providers hope to catch the mobile-TV wave and ride it to fiscal success. *by Brian Dipert,*

Senior Technical Editor

EDN contents 3.6.08

Designing with QDRII+ and QDRII in one system


Although the latest QDRII+-SRAM devices offer speeds as much as 50% higher than QDRII products, a properly designed board can support either architecture. *by Jayasree Nayar, Cypress Semiconductor*

Flyback transformer enables high powerfactor and converter efficiency

51 Ever-tightening regulations require a power factor of at least 0.9 and high efficiency for offline power supplies. This new switching-converter topology uses a flyback transformer and accomplishes both these goals in one stage.

by Cecil Deisch, Tellabs Operations Inc

DESIGNIDEAS



- 61 Audio equalizer features transimpedance Q-enhancement topology
- 66 AMI-to-NRZI-direct-conversion circuit tolerates unequalized pulse tails
- 70 Virtual RF generator measures load impedance and power
 - Send your Design Ideas to edndesignideas@reedbusiness.com.

High-Brightness LED Driver 38-V, 1.2-A Switch Boost Converter

- High-Performance Analog>>Your Way™


Applications

- High-power LEDs used in singlecell, battery-powered applications or point-of-load designs with a 9-V or 12-V bus
- White LED backlighting for media form factors up to 9"
 - Ultra-mobile PCs
 - LCD photo frames
 - Industrial laser diodes
 - Medical and industrial lighting

Features

- Wide input voltage range up to 18V
- Integrated 38-V, 1.2-A highefficiency switching FET
- 1.2-MHz switching frequency
- 200-mV reference voltage with 2% accuracy
- 90% power efficiency
- 32-step, single-wire digital dimming or PWM dimming
- 2mm x 2mm x 0.8mm, 6-pin
 QFN with thermal pad





The **TPS61165** is the first high-output power boost converter that can drive up to three 1-watt LEDs in series. The tiny power circuit can manage backlight LEDs for media form factor displays up to 9 inches in diameter.

White LED Drivers that Support 3 to 12 LEDs

Device	Topology	# of LEDs	V _{IN} (V)	Switch Current Limit (A)	V _{OUT}	Efficiency (%)	Package	Price (1k)*
TPS61160	Boost	6	2.7 to 18	0.7	27	90	2 x 2 QFN	\$0.85
TPS61161	Boost	10	2.7 to 18	0.7	38	90	2 x 2 QFN	\$1.00
TPS61165	Boost	10	3.0 to 18	1.2	38	90	2 x 2 QFN	\$1.45
TPS61081	Boost	7	2.5 to 6	1.6	27	87	3 x 3 QFN	\$1.45
TPS61150A	Boost	6 x 2	2.5 to 6	0.7	27	85	3 x 3 QFN	\$1.65
TPS60251	Charge Pump	5+2+1	2.7 to 6.5	-	6.5	90	4 x 4 QFN	\$1.40
TPS40211	Boost	12 x 10	4.5 to 52	6.0	5 to 250	90	3 x 3 SON	\$1.10

* Suggested resale price in U.S. dollars in quantities of 1,000.

www.ti.com/tps61165 1.800.477.8924 ext. 4352 Get Evaluation Modules, Samples and New LED Drivers Catalog




contents 3.6.08



Dilbert 18

- 17 Logic-analyzer-based instruments debug, validate MIPI physical layer
- 18 Magma offers DRC-incremental Talus
- 20 Open Verification Methodology is ready for download from Cadence, Mentor
- 20 Network-media player drives multiple displays
- 22 **Research Update:** Fiber-based energy harvester potentially turns garments into generators; Coolcuring polymer simplifies IC fabrication; Holographic display has a refresh rate of minutes







DEPARTMENTS & COLUMNS

- 10 EDN.comment: Fractal engineering versus synergy
- 24 Signal Integrity: Z_{MIN}, a very special value
- 26 Tapeout: Know your IP provider
- 72 **Supply Chain:** Demand grows for distributordemand creation; Application processors face falling unit prices; Ontario begins WEEE directive compliance
- 80 Tales from the Cube: Power, power everywhere, but nary a watt to blink

PRODUCT ROUNDUP

- 75 **Power Sources:** Rectifier modules, ac/dc power adapters, wall-mount rectifier systems, POL converters, switchers, and more
- 76 Integtrated Circuits: ADCs, 16-channel analog switches, and powerline-communications chips

EDN @ (ISSN#0012-7515), (GST#123397457) is published biweekly, 26 times per year, by Reed Business Information, 8878 Barrons Blvd, Highlands Ranch, CO 80129-2345. Reed Business Information, a division of Reed Elsevier Inc, is located at 360 Park Avenue South, New York, NY 10010. Tad Smith, Chief Executive Officer, Mark Finkelstein, President, Boston Division. Periodicals postage paid at Littleton, CO 80126 and additional maling offices. Circulation records are maintained at Reed Business Information, 8878 S Barrons Blvd, Highlands Ranch, CO 80129-2345. Telephone (303) 470-4445. POSTMASTER: Send address changes to EDN®, PO Bav, 7500, Highlands Ranch, CO 80129-2345. Telephone (303) 470-4445. POSTMASTER: Send address changes to EDN®, PO Bav, 7500, Highlands Ranch, CO 80163-7500. EDN® copyright 2008 by Reed Elsevier Inc. Rates for nonqualified subscriptions, including all issue: US, \$165 one year, (anada, \$226 one year, (includes 7% GST, GST#123397457), Weico, \$215 one year, air expedited, \$398 one year. Except for special issues where price changes are indicated, single copies are available for \$10 US and \$15 foreign. Publications Agreement No. 40685520. Return undeliverable Canadian address to: RCS International, Box 697 STN A, Windsor Ontario N9A 6N4. E-mail: Subsmail@ReedBusiness.com. Please address all subscription mail to EDN®, 8878 S Barrons Blvd, Highlands Ranch, CO 80129-2345. EDN® is a registered trademark of Reed Elsevier Properties Inc, used under license. A Reed Business Information Publication/Volume 58, Number 5 (Printed in USA).

All the right tools in your hand.

WaveJet[®] Oscilloscopes



More tools. Better tools. The right tools.

The right tools make debugging faster and easier. The WaveJet 300 Series provides more tools and greater performance than other compact oscilloscopes in the 100 MHz to 500 MHz range.

iC1MΩ

- · Long Memory: 500 k/ch
- Large 7.5" Color Display
- · Compact Size, only 4" Deep
- USB Connectivity
- Replay History Mode
- Frequency Counter





online contents

HOME

NEWS CENTER

DESIGN CENTERS BUSINESS CENTERS

PART SEARCH M





ONLINE ONLY

Check out these Web-exclusive articles:

Innovation Awards Finalists

Read all about the finalists in *EDN*'s 18th Annual Innovation Awards. The online voting has closed, but you can learn all about the would-be winners—and get tickets for the awards event taking place on April 14. →www.edn.com/innovation18

Using optical feedback to design a more robust high-brightness-LED system

→www.edn.com/article/CA6527085

Reducing buck converter input capacitance through multiphasing and clock synchronization

→www.edn.com/article/CA6522515

Where's the ROI in DFM? →www.edn.com/article/CA6531948

A solar panel on every building → www.edn.com/article/CA6524103

Nokia's Internet tablets: certainly not iPhone clones →www.edn.com/080306toc1

Wii hacks put PS3 and Xbox360 to shame →www.edn.com/080306toc2

Serious toys →www.edn.com/080306toc3

Electroluminescent sheets conjure up window where none exists →www.edn.com/080306toc4

Are MIT graduates nerds or geeks? →www.edn.com/080306toc5



READERS' CHOICE

A selection of recent articles receiving high traffic on www.edn.com.

Mobile television: strong, weak, or zero reception?

On-the-go TV is here; some contend that it's been here for a while. Meanwhile, the number of "third-screen" options is rapidly expanding—from gear that fits into your palm to an LCD in the back seat of your car. But is anyone watching? →www.edn.com/article/CA6526814

Dealing with the devil: Could REACH be better than ROHS? →www.edn.com/article/CA6528666

Design an RTD interface with a spreadsheet →www.edn.com/article/CA6526816

Concerns arise about AMD Puma, analyst suggests AMD may soon be sold →www.edn.com/article/CA6532185

Maxim closing Dallas fab, ceasing RF R&D →www.edn.com/article/CA6527998

Intel, ST claim phase-change-memory prototypes →www.edn.com/article/CA6529570

MIT, TI develop proof-of-concept, energy-efficient microchip →www.edn.com/article/CA6528473

Intel accused of patent infringement in Core 2 Duo by Wisconsin tech transfer office

→www.edn.com/article/CA6530464

Intel, Micron claim world's fastest NAND flash →www.edn.com/article/CA6527820



DISTRIBUTOR VIEWPOINT

As a companion to "Demand grows for distributor-demand creation" (pg 72), *EDN*'s Suzanne Deffree held a Q&A session with Harley Feldberg, president of Avnet Electronics Marketing. He sits in a unique position from which to assess how the economic slowdown impacts players across the electronics-supply chain.

→www.edn.com/article/CA6530480

FROM EDN'S BLOGS

There's lots of silicon in photovoltaic cells, but is there any gold for the electronics industry?



From *Practical Chip Design* by Ron Wilson

SEMI, always quick with the attractive luncheon topic, came up with a

house-packing one recently: how electronics companies can make money from the current explosion of investment in solar energy generation. →www.edn.com/080306toc6



FEED YOUR NEED

Belly up to the *EDN* Product fEEd, our ongoing buffet of new components, ICs, tools, and more.

→www.edn.com/productfeed





BY RICK NELSON, EDITOR-IN-CHIEF

Fractal engineering versus synergy

ngineering is a segmented profession. It divides into highlevel disciplines—mechanical, electrical, civil, chemical, structural, automotive, aerospace, and so on. When you look closely at these high-level disciplines and begin to break them down, you find—fractal-like—that you don't make much headway in reducing the number of areas of engineering specialization available. Just as a fractal divides and repeatedly sudivides

into components that appear to be as complex as the original, engineering disciplines divide and repeatedly subdivide into specialties of increasingly fine yet no less complex granularity.

Take electrical engineering, for example. It breaks down into application segments such as power, communications, consumer electronics, avionics, computers, software, telematics, and medical electronics. For each application area, you can subdivide further into ICs, PCBs (printed-circuit boards), subassemblies, subsystems, and systems. Further, each discipline offers a choice of specialties focusing on R&D, validation, debugging, characterization, production, field installation and repair, and so on.

This segmentation is appropriate. Engineering is too complex for any practitioner to become proficient in more than a few specialization areas, and it's necessary to rely on teams comprising specialists to cover all the facets necessary to get a product to market. Despite the emergence of ESL (electronic-system-level) design, it's difficult for RTL (register-transferlevel) designers, for example, to grasp all the complexities of the aerospace, medical, or automotive products that the ICs they are designing might ultimately populate.

Unfortunately, specialization often results in the formation of walls. The classic wall separates design and test, but, even within test, walls arise that are counterproductive to the cost-effective production of quality products. In the March issue of sibling publication Test & Measurement World, I report on a wall that arises between two test disciplines. In that article, Glenn Woppman, president and chief executive officer of Asset InterTech, commented on his company's acquisition of International Test Technologies: "We've found another wall-[we hope] not as high a wall-between structural test and functional test," he says.

Breaking down the walls between design and test and those between the various test subsets requires a holistic approach toward our subject matter. And holistic approaches, such as the Semiconductor Test Consortium's STIX (Semiconductor Test Interface Extensions) initiative, do exist. The initiative addresses the rising cost and efficiency challenges that impact ATE (automated test equipment), such as enabling greater portability of test collateral through higher level abstraction of user programming, equipment integration, and device interconnect. "[STIX] dramatically increases the potential positive impact of the consortium on the semiconductor industry by extending its influence beyond simply the tester architecture," stated Steve Wigley of the Semiconductor Test Consortium and LTX, writing on www.tmworld.com. "It represents a more holistic approach to addressing the technical and economic issues that affect the entire global-semiconductor-test-supply chain."

Meanwhile, Jack Erickson of Cadence Design Systems addressed power closure, writing in *EDN* that it is "important to address this issue as early and as holistically as possible. The most efficient way is with a central specification of the power-implementation architecture that allows a single change to propagate across the flow. At the end of this exercise, you will have a good idea of the power consumption, timing feasibility, physical feasibility, and functional correctness."

The bottom line is that holistic is good, but even the best efforts of today bring together only the most closely related fractal components of the electrical-engineering profession. And that statement brings up why I'm writing this editorial. I've been writing and reporting for nearly 10 years for Test & Measurement World, most recently serving as Editor-in-Chief. I'll retain that position while also taking on the responsibilities of EDN's Editor-in-Chief. In that role, I'm rejoining the magazine in which I got my start in technical journalism after leaving the engineering profession. The respective EDN and TMW staffs will continue their focus on their specialties but will also concentrate on the synergetic intersections of their respective areas of expertise to bring you the information you need to succeed in this multifaceted world.EDN

As we move forward, I welcome your comments. Contact me at rnelson@reedbusiness.com



Save more power. Expend less energy.



Your engineering resource for energy-efficient solutions.

Power Factor Correction

PFC Controllers • PFC/PWM Combo Controllers Low-Side Gate Drivers • MOSFET/IGBT Switches

Isolated DC-DC

PWM Controllers • MOSFETs Integrated Power Switches (FPS[™]) • HVICs Low-Side/Sync Rectifier Gate Drivers Optically Isolated Error Amplifiers Integrated Power Modules (SPM[™])

Non-Isolated DC-DC

Multi-Phase PWM Controllers • MOSFETs Integrated Switching Regulators • DrMOS Energy conservation is a global concern, and power engineers face increasingly difficult design challenges. That's why Fairchild—The Power Franchise[®]—is committed to providing the industry's most comprehensive portfolio of power components and support services.

From power analog, power discrete, integrated power modules and optoelectronic products to online tools, FAEs and regional centers staffed by experienced power engineers, we have everything you need to minimize energy consumption in power-sensitive applications. Now both your design and your time are energy-efficient.

For more information about Fairchild's energy-efficient solutions, please visit www.fairchildsemi.com/power.



Saving our world, 1mW at a time™

www.fairchildsemi.com

Support Across The Board. From Design to Delivery[™]



Now, you can have it all.[™]

Faster and easier than ever before. Our commitment to customer service is backed by an extensive product offering combined with our supply chain and design chain services – which can swiftly be tailored to meet your exact needs. We have dedicated employees who have the experience to provide the highest level of customer service with accuracy and efficiency. All of our technical experts are factory certified on the latest technologies, providing you the expertise to move projects forward with speed and confidence.

Avnet offers the best of both worlds: extensive product and supply chain knowledge, and specialized technical skill which translates into faster time to market – and the peace of mind that comes from working with the industry's best. Avnet is ranked Best-In-Class* for well-informed sales reps and knowledgeable applications engineers. Proof that we consistently deliver:

> Industry-recognized Product Expertise
> Specialized Technical Skills

Ready. Set. Go to Market.[™] Visit the Avnet Design Resource Center[™] at:







Avnet is a proud sponsor of the Innovation Awards.





Accelerating Your Success[™]

1 800 332 8638 www.em.avnet.com

*As rated by Hearst Electronics Group, 2006 The Supplier Interface Study. @Avnet, Inc. 2008. All rights reserved. AVNET is a registered trademark of Avnet, Inc.

ANALOG edge

Power Supply Design Techniques for FPGAs

Application Note AN-1677

Tim Hegarty, Applications Engineer

The Xilinx Virtex[™]-5 and Altera Stratix[®] III are families of advanced FPGAs based on 65-nm cores that combine various platforms and speed grades enabling a high level of performance and flexibility. This article discusses FPGA power supply prerequisites as needed by the system designer in terms of the multiple voltage rail and current level requirements, output sequencing, and startup characteristics. Following, a power supply solution based on National Semiconductor's LM1771 and LM3880 is designed that combines high performance, power density and efficiency.

FPGA Power Supply Requirements

The Virtex-5 or Stratix III FPGAs generally require at least two different voltage rails. The recommended Virtex-5 core voltage, designated V_{CCINT} , is $1.0V\pm50$ mV while the Stratix III core rail, denoted V_{CCL} , can be selected as $0.9V\pm40$ mV or $1.1V\pm50$ mV. Depending on the I/O standard being implemented, the Virtex-5 I/O voltage supply, V_{CCO} , can vary from 1.14V to 3.45V. Thus, V_{CCO} voltage rails of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V are feasible. Similarly, Stratix III specifies that the I/O voltage, V_{CCIO} , can vary from 1.14V to 3.15V, yielding 1.2V, 1.5V, 1.8V, 2.5V, and 3.0V as voltage rail possibilities.

Furthermore, Xilinx defines an auxiliary voltage, V_{CCAUX} , which is recommended to operate at 2.5V±5% to supply FPGA clock resources. Altera defines additional rails specified for the digital and analog PLL sections, I/O pre-drivers, differential clock inputs, and such. It is required that the power supplies transiently handle larger currents during startup with relatively lower static and dynamic currents during normal operation. The power-up ramp time specification for each voltage rail is 0.2 ms to 50.0 ms for the Virtex-5 and 0.1 ms to 100.0 ms for the Stratix III.

FPGA Power Supply Design Outline

This proposed FPGA power supply solution is aimed at the Virtex-5 FPGA. A corresponding power supply strategy can be implemented for the Stratix III with subtle changes considering the aforementioned differences.

The power-on sequence recommended by Xilinx is $V_{\text{CCINT}}, \, V_{\text{CCAUX}},$ and $V_{\text{CCO}}.$ Although any monotonic




Figure 1. LM1771 DC-DC Buck Stage with COT Control Architecture

power-on sequence is tolerated, use of the recommended sequence allows Xilinx to define the minimum inrush current required from the FPGA core, auxiliary and I/O supplies - denoted $I_{\rm CCINTMIN}$, $I_{\rm AUXMIN}$, and $I_{\rm CCOMIN}$, respectively - to ensure correct power-on and configuration. The solution uses three National Semiconductor LM1771 PWM controllers with power-up and power-down of the individual voltage rails sequenced by a National Semiconductor LM3880 power sequencer.

The LM1771 block diagram with typical external components is presented in *Figure 1*. The LM1771 is an efficient buck converter switching controller available in MSOP-8 and LLP-6 packages and capable of converting an input voltage between 2.8V and 5.5V into a regulated output voltage as low as 0.8V. It drives an external high side PFET and low side NFET and utilizes a constant on-time (COT) control architecture which eliminates the need for an error amplifier and external compensation components. Thus, extremely fast transient load current response is possible. Additionally, the LM1771 features a precision enable pin to facilitate supply sequencing and/or flexibility in setting the operating range of the power supply.



Three LM1771 timing options - designated S, T and U in the part numbering specification - are available which translate to three possible frequency options for a given output voltage. For a given timing option, the switching frequency is independent of input voltage level as the controller input feed-forward feature varies high side switch on-time as a function of input voltage to maintain constant volt-seconds at the switch node.

By virtue of the small-sized package options, the LM1771 allows for a complete power supply design to occupy very little PCB real estate without sacrificing efficiency or performance.




Figure 2. LM3880 Sequencer Block Diagram

The LM3880 sequencer block diagram is presented in *Figure 2*. It is available in a SOT23-6 package and it has three open-drain flag outputs which allow control of the three LM1771 enable pins. Upon enabling the LM3880, the three output flags will sequentially release, after individual time delays, permitting the connected power supplies to startup. The output flags will follow a reverse sequence during power down to avoid latch-up conditions. Standard timing options of 10 ms, 30 ms, 60 ms and 120 ms are available. Additionally, the LM3880 is factory programmable to attain customized timing options combined with six possible power down sequences.

National Semiconductor 2900 Semiconductor Drive Santa Clara, CA 95051 1 800 272 9959

Mailing Address: PO Box 58090 Santa Clara, CA 95052



FPGA Power Supply Implementation

The LM1771 and LM3880 based power train schematic is shown in *Figure 3*. For this design, the three buck regulator channels are capable of delivering maximum continuous load currents of 5A, 3A and 3A (I_{CCO}, I_{CCAUX}, and I_{CCINT}, respectively). The I/O voltage is set at 3.3V, but can be easily varied by modifying one of the feedback resistors. The core and auxiliary rails are set at 1.0V and 2.5V, respectively.

The core, auxiliary and I/O regulators use the LM1771S, LM1771T and LM1771U controllers which yield switching frequencies of 606 kHz, 758 kHz and 500 kHz, respectively. Each supply has its own input filter capacitor located as close as possible to the p-channel and n-channel buck and synchronous power FETs. Additionally, a small input bypass capacitor is placed local to each LM1771 IC.

The output filter capacitances on the core and I/O supplies are tantalum based and chosen to present the necessary Equivalent Series Resistance (ESR) to maintain sufficient in-phase ripple at the Feedback (FB) pin. A feed-forward capacitor from $V_{\rm CCO}$ to the FB pin increases the magnitude of the ripple seen by the LM1771. The output filter capacitance of the auxiliary voltage regulator is ceramic based to minimize the noise level of this rail. A resistor capacitor current sense network across that channel's filter inductor creates a triangular waveform which is ac coupled to the FB node. This circuit can also be utilized in the core and I/O channels if tantalum capacitors are deemed unsuitable and/ or low ESR ceramic capacitors are required either local to the regulator or downstream adjacent to the FPGA.

The filter inductors are designed for large current handling capability with low DC and AC effective resistance to maximize efficiency. The inductance value is conditioned to attain peak-to-peak ripple current of approximately 30% of the rated load current. Further, it is desirable to choose a relatively soft saturation characteristic to handle short duration high current transient events in excess of the rated load current.

TSOP-6 packages are used for the power FETs in the auxiliary rail supply while SO-8 FETs are implemented for the I/O channel regulator. The core voltage supply, given its low duty cycle operating point, has a high side TSOP-6 FET and a low side SO-8 FET.

The LM3880 30 ms timing option, designated -1AB, is recommended. External pull-up resistors are connected to each open-drain flag output.

To read the complete article, visit: national.com/analogedge



PRESIDENT, BOSTON DIVISION, REED BUSINESS INFORMATION Mark Finkelstein, mark finkelstein@reedbusiness.com

1-781-734-8431

PUBLISHER, EDN WORLDWIDE

Russell E Pratt. 1-781-734-8417:

rpratt@reedbusiness.com

ASSOCIATE PUBLISHER, EDN WORLDWIDE

Judy Hayes, 1-408-345-4437;

judy.hayes@reedbusiness.com

VICE PRESIDENT, EDITORIAL DIRECTOR

Karen Field, 1-781-734-8188;

kfield@reedbusiness.com

EDITOR-IN-CHIEF, EDN WORLDWIDE

Rick Nelson, 1-858-748-8418;

rnelson@reedbusiness.com

EXECUTIVE EDITOR

Ron Wilson, 1-408-345-4427;

ronald.wilson@reedbusiness.com

EDITOR IN CHIEF, EDN.COM

Matthew Miller

1-781-734-8446; fax: 1-303-265-3017;

mdmiller@reedbusiness.com

SENIOR ART DIRECTOR

Mike O'Leary

1-781-734-8307; fax: 1-303-265-3021;

moleary@reedbusiness.com

ANALOG

Paul Rako, Technical Editor 1-408-745-1994; paul.rako@reedbusiness.com

EDA, MEMORY, PROGRAMMABLE LOGIC

Michael Santarini, Senior Editor

1-408-345-4424; michael.santarini@reedbusiness.com

EMBEDDED SYSTEMS

Warren Webb, Technical Editor

1-858-513-3713; fax: 1-858-486-3646;

wwebb@edn.com

MASS STORAGE, MULTIMEDIA, PCs AND PERIPHERALS

Brian Dipert, Senior Technical Editor

1-916-760-0159; fax: 1-303-265-3187; bdipert@edn.com MICROPROCESSOR, DSPs, TOOLS Robert Cravotta, Technical Editor 1-661-296-5096; fax: 1-303-265-3116; rcravotta@edn.com NEWS Suzanne Deffree, Managing Editor 1-631-266-3433; sdeffree@reedbusiness.com POWER SOURCES. ONLINE INITIATIVES

Margery Conner, Technical Editor

1-805-461-8242; fax: 1-805-461-9640;

mconner@reedbusiness.com

SEMICONDUCTOR MANUFACTURING AND DESIGN

Ann Stefforg Mutschler, Senior Editor

1-408-345-4436; ann.mutschler@reedbusiness.com

DESIGN IDEAS EDITOR

Charles H Small

edndesignideas@reedbusiness.com

SENIOR ASSOCIATE EDITOR

Frances T Granville, 1-781-734-8439;

fax: 1-303-265-3131;

f.granville@reedbusiness.com

ASSOCIATE EDITOR

Maura Hadro Butler, 1-617-276-6523;

mbutler@reedbusiness.com

EDITORIAL/WEB PRODUCTION MANAGER

Diane Malone, Manager 1-781-734-8445; fax: 1-303-265-3024

Steve Mahoney, Production/Editorial Coordinator

1-781-734-8442; fax: 1-303-265-3198

Melissa Annand, Newsletter/Editorial Coordinator

Contact for contributed technical articles

1-781-734-8443; fax: 1-303-265-3279

Adam Odoardi, Prepress Manager

1-781-734-8325; fax: 1-303-265-3042

CONTRIBUTING TECHNICAL EDITORS Dan Strassberg, strassbergedn@att.net Nicholas Cravotta, editor@nicholascravotta.com

> **COLUMNISTS** Howard Johnson, PhD; Bonnie Baker; Joshua Israelsohn; Pallab Chatterjee

PRODUCTION

Dorothy Buchholz, Group Production Director 1-781-734-8329 Kelly Jones, Production Manager 1-781-734-8328; fax: 1-303-265-3164 Linda Lepordo, Production Manager

1-781-734-8332; fax: 1-303-265-3015 EDN EUROPE

Graham Prophet, Editor, Reed Publishing The Quadrant, Sutton, Surrey SM2 5AS +44 118 935 1650; fax: +44 118 935 1670; gprophet@reedbusiness.com

EDN ASIA

Raymond Wong, Managing Director/ Publishing Director raymond.wong@rbi-asia.com Kirtimaya Varma, Editor in Chief kirti.varma@rbi-asia.com

EDN CHINA William Zhang, Publisher and Editorial Director wmzhang@idg-rbi.com.cn John Mu, Executive Editor johnmu@idg-rbi.com.cn EDN JAPAN

Katsuya Watanabe, Publisher k.watanabe@reedbusiness.jp Ken Amemoto, Editor in Chief amemoto@reedbusiness.jp



The EDN Editorial Advisory Board serves as an industry touchstone for the editors of EDN worldwide, helping to identify key trends and voicing the concerns of the engineering community.

> DENNIS BROPHY Director of Business Development, Mentor Graphics DANIS CARTER

Principal Engineer, Tyco Healthcare CHARLES CLARK

Technical Fellow, Pratt & Whitney Rocketdyne DMITRII LOUKIANOV

System Architect, Intel

Retired Staff Scientist GABRIEL PATULEA

Design Engineer, Cisco

DAVE ROBERTSON Product Line Director, Analog Devices

SCOTT SMYERS VP Network and System Architecture Division, Sony TOM SZOLYGA

Program Manager, Hewlett-Packard JIM WILLIAMS Staff Scientist, Linear Technology

EDN. 225 Wyman St, Waltham, MA 02451. **www.edn.com**. Phone 1-781-734-8000. **Address changes or subscription inquiries:** phone 1-800-446-6551; fax 1-303-470-4280; subsmail@reedbusiness.com. For a free subscription, go to **www.getfreemag.com/edn**. Reed Business Information, 8878 S Barrons Blvd, Highlands Ranch, CO 80129-2345. Include your mailing label.



ENERGY DEVICES

No worries. Your NeoCapacitor is here.



Ultra-low ESR tantalum capacitor: The smart choice for designers and developers






NEC TOKIN America Inc. Headquarters & Western Area Sales Phone: 1-510-324-4110 Chicago Branch (Northeast Sales Office) Phone: 1-847-981-5047 Austin Branch (Southeast Sales Office) Phone: 1-512-219-4040

NEC TOKIN Corporation Global Marketing & Sales Division Phone: 81-3-3515-9220

http://www.nec-tokin.com/english/

You DESIGN It We BUILD It

Use the Most Comprehensive Power Design Tools Available



PowerBench gives you the power to specify your own power design solution.

And verify it in real time. All on line.

It's fast, easy, and cost effective!



Visit the Vicor website at www.vicorpower.com/powerbench

Call Vicor Technical Support at 800-927-9474



vicorpower.com/powerbench

EDITED BY FRAN GRANVILLE

INNOVATIONS & INNOVATORS

Logic-analyzer-based instruments debug, validate MIPI physical layer

gilent Technologies believes that verifying, debugging, and establishing D-PHY (500-Mbps-physical-layer)-based products' specification conformance and interoperability requires specialized tools and that the logic analyzer is the correct platform on which to base such tools. Logic analyzers may at first seem a curious choice because they work with slow and wide parallel buses rather than with fast and relatively narrow serial buses, such as D-PHY. However, serialization and deserialization readily adapt logic analyzers to the higherspeed serial topology. More important, when you use logic analyzers with the appropriate software, they are the most appropriate instruments for displaying packet data in a manner that allows developers to quickly uncover the causes of device-under-test malfunctions.


The MIPI (mobile-industry processor-interface) Alliance's (www.mipi.org) high-speed, low-pin-count, low-power serial-interconnect D-PHY standard originally intended to target a maximum data rate of 500 Mbps per lane. (The D in the acronym is the Roman numeral for 500.) However, the bus is capable of twice that speed: 1 Gbps per lane. Mobile devices-cell phones, cameras, music players, handheld TVs, and the like-represent a huge market for D-PHY, perhaps exceeding a billion units per year.

D-PHY's difficult-to-achieve combination of low cost, low power, high data rate, and compact size bode well for its use in many other types of electronic devices, as well. Implementing D-PHY may, however, prove somewhat more demanding than implementing other high-speed serial protocols: Visibility of some signals can present challenges, and D-PHY lanes are inherently half-duplex to minimize pin count, whereas most other popular highspeed serial standards are full-duplex. You can use two D-PHY lanes to implement full-duplex communication or, if the data rate is amenable, you can reverse a half-duplex lane's transmission direction on the fly.

Agilent's D-PHY product-test offering comprises the N4851A analysis probe with a US list price starting at \$13,561 and the N4861A stimulus probe with a price starting at \$14,566. You use both units with the company's 16900A logic analyzer. Your 16900A should include one or more plug-ins having at least 68 channels. Agilent expects large numbers of developers to require the analysis probe, whereas fewer will require the stimulus probe, which enables the logic analyzer to simulate D-PHYbased hardware. Software that accompanies the probes resides in the 16900A, enabling it to generate D-PHY-specific displays. Both instruments and the accompanying software support the MIPI Alliance's CSI-2 (cameraserial-interface) and DSI (display-serial-interface) D-PHY-based protocols for mobile devices.-by Dan Strassberg

▶ Agilent Technologies, www.agilent.com/ find/mipi. FEEDBACK LOOP "Once again, the authors do a superb job of describing and evaluating the battery-stackvoltage-monitoring issues that I currently have to deal with in my high-volumelithium-ionautomotive application."

-Reader David Kapolka, praises a feature article, in EDN's Feedback Loop, at www. edn.com/article/CA6515356. Add your comments.



The N4851A analysis probe handles deserialization of the MIPI D-PHY 1-Gbps-per-lane physical-layer signals so that the 16900A logic analyzer with one or more plug-ins having at least 68 channels can display the data frames in a manner that reveals the causes of transmission errors.

pulse


Magma offers DRC-incremental Talus

agma Design Automation has introduced the Talus **QDRC** (Quartz design-rule-checking) tool to help designers with the placement and routing of ICs. Designers traditionally run DRC after detailed routing to ensure that their designs do not violate any of the targeted foundries' process rules. If they find mistakes, they must transfer the GDSII (Graphic Design System II) files back to placeand-route tools to fix them. After they implement those corrections, the designers often introduce new violations, so they must repeat the process. Streaming the GDSII files between tools can take several hours or even days. A typical design with 10 million instances turns into an approximately 8-Gbyte GDSII file.


Magma hopes to ease and speed the process with the new tool, essentially an integrated DRC within the implementation flow operating on Magma's unified data model. "The major advantage is that you can now do DRC on the implementation database and eliminate the need to stream GDSII into DRC tools to make the changes," says Kevin Walsh, senior vice president of marketing for Magma's physical-verification-business unit. The designs are getting so large that streaming out the files affects

Using the tool will allow users to cut overall DRC time from days to hours.

data integrity, and you pay the cost of the stream-out time and the time it takes to correct a violation so that you can move on to the next step in the flow. QDRC allows users to do some DRC at the point during which the violations are most likely to occur, which saves stream-out, analysis, and at sign-off time. Because QDRC operates on Magma's memory-resident da-



The Talus QDRC (Quartz design-rule-checking) tool helps designers place and route ICs.



ta model, it allows you to do a true incremental DRC, says Walsh.

Other vendors claim to also have incremental-DRC tools. but Walsh says that competing tools stream out large GDSII files and then generate reports on different parts of the design so users can get to work on those problems. After designers do placement and IP (intellectual-property) insertion, for example, they can run QDRC to do I/O-pad-ring checks, block placement, and powergrid-mesh-integrity checks. After detailed routing, they can do broad-based geometry effects, including antenna rules, pin issues, and IP inconsistencies.


At the chip-finishing stage, they can run checks for metal insertion, decoupling capacitors, and manufacturability aspects. During postroute optimization, they can run incremental DRC for engineering change orders and DFM (design for manufacturability). They can then run the final GDSII files through sign-off DRC using DRC tool, Mentor's (www.mentor.com) Calibre, or a similar tool.

QDRC notes whatever the placer or the router has changed and then checks only those parts of the design. "It allows you to preserve data integrity and efficiency of the operation," says Walsh. Magma claims that using the tool in SOC (system-on-chip) flows will allow users to cut overall DRC time from eight days to roughly 20 hours, that performance is linearly scalable, and that it can run in a small memory footprint. QDRC's prices vary, depending on options, but a stand-alone version sells for \$40,000 to \$60,000.

-by Michael Santarini Magma Design Automation, www.magma-da.com.



ICs that enable world-class diagnostics for any patient, anywhere.







ADI is a member of Continua Health Alliance, an international group of technology, medical device, and health and fitness industry leaders, dedicated to making personal telehealth a reality

Our newest medical innovations



AD9271: 8-Channel Ultrasound Receiver

Combined LNA, VGA, AAF, ADC blocks reduce signal path size by 50%, power by 25%. Enables a new level of patient care with accurate images in battery-powered equipment for nontraditional environments.

AD8339: Doppler Phase Shifter

Replaces crosspoint switches and analog delay lines, saving up to 75% of board space, 30% of power consumption. Allows increased channel density and CW Doppler capabilities in portable equipment.

AD7982: 1 MSPS, 18-Bit, 7 mW ADC

Combines high accuracy, 95% less power, 80% less space than other ADCs. Enables patients to carry their cell-phone sized heart monitor all day long during their hospital recovery.



ADuM240x: iCoupler[®] 4-Channel Digital Isolator Replaces optocouplers with an integrated solution to reduce costs and space up to 60%. Multiple channels of 5 kV reinforced insulation in a single package simplifies design, improves reliability. Approved for medical grade isolation per IEC 60601-1.

User experience defines the design: ADI defines the possibilities

With Analog Devices ICs inside their designs, medical engineers are dramatically improving the diagnostic experience for patients and practitioners everywhere. That's because ADI offers an industry-leading portfolio of standard and application-tuned amplifiers, data converters, microcontrollers, MEMS, low drop out regulators, and digital isolators with unequaled performance, size, cost, and power advantages. From imaging to monitoring to instrumentation, from medical to consumer to communications-wherever user experience defines the design, ADI is there.

To experience what Analog Devices ICs can do for your designs, visit www.analog.com/medical-ad1.





pulse

Open Verification Methodology is ready for download from Cadence, Mentor

emiconductor-designsoftware companies Cadence Design Systems Inc and Mentor Graphics Corp recently announced that their jointly developed OVM (Open Verification Methodology) source code, documentation, and use examples are now ready for free downloading from www.OVMWorld. org. The companies distribute OVM under the standard opensource Apache 2.0 license from the OVM Web site, which is the central point of access for the OVM source code, providing information about partners, events, seminars, training, how-to instructions, and future plans.

OVM on the IEEE Standard 1800-2005 SystemVerilog standard. OVM is the first openlanguage-interoperable, SystemVerilog verification methodology. It comprises a methodology and accompanying library to allow users to create modular, reusable verification environments in which components communicate with each other through standard transactionlevel modeling interfaces.

The OVM also allows intracompany and intercompany reuse through a common methodology and classes for virtual sequences and block-to-system reuse and full integration with other languages that production flows commonly use. Multiple verification platforms support OVM. These platforms suit both novice and expert verification engineers. OVM includes the foundation-level utilities for building advanced object-oriented, coverage-driven verification environments and reusable VIP (verification intellectual property) in SystemVerilog. OVM also reduces the complexity of adopting SystemVerilog by embedding verification practices into its methodology and library, and it reduces the time it takes to create verification environments by integrating plug-andplay VIP and ensuring code portability and reuse.

Robert Hum, vice president and general manager of Mentor's verification-and-test-business unit, notes that OVM represents a major step in protecting customers' investment in verification flows and reusable VIP. Mentor believes that OVM will accelerate the move to SystemVerilog, and provide significant competitive advantages to design-and-verification teams.

A production version of OVM is available now, and the companies plan to add functions this year. Both companies have ensured that the OVM runs on their simulators and allows backward compatibility with their previous environments: Mentor's Advanced Verification Methodology and Cadence's Incisive plan-toclosure methodology.

-by Ann Steffora Mutschler Cadence Design Systems Inc, www.cadence.com. Mentor Graphics, www. mentor.com.

Cadence and Mentor based

NETWORK-MEDIA PLAYER DRIVES MULTIPLE DISPLAYS

Video displays showing advertising-laden content are popping up in strategic locations, such as gas stations, supermarkets, fast-food dining areas, and airport waiting areas. One company in this market, Apollo Display Technologies, manufactures many of the electronic systems driving these displays, including the recently released ArtistaMe-



The ArtistaMedia network-media controller plays stored or streaming video on flat-panel displays at high-definition resolutions as high as 1080p.

dia single-board networkmedia player.

The board includes a TFT (thin-film-transistor)-LCD controller for playback of videos from a CompactFlash card, 2.5-in. hard-disk drive, or streaming server. You can load or update your stored MPEG-2 or MPEG-4 videos using Ethernet, a CompactFlash card, or a USB stick and play them back in a continuous loop on an unlimited number of displays. Playback is also possible from a streaming-video server without local storage.

ArtistaMedia features onboard audio support and display resolutions of 640×480 pixels to full high-definition 1080p. The board allows direct Ethernet connection of TFT LCDs and eliminates the need for a client PC and operating system at each display. If you don't have or want a network, you can operate ArtistaMedia as a stand-alone player from the supplied CompactFlash card or an optional hard disk.

Other options include an onboard touch controller, a keypad interface, and remote control. The ArtistaMedia player and application software sell for less than \$300 (1000). Delivery is in four to six weeks.

-by Warren Webb Apollo Display Technologies Corp, www.apollo displays.com.



Babies, bouquets, and big events courtesy of Analog Devices ICs.



Our newest camera innovations

AD9920A: Highly Integrated Analog Front End (AFE)

Low noise image capture helps to deliver higher quality images at higher ISO settings. This high performance AFE consumes 50% less power than competitive AFEs.

SSM2301: Fully Integrated, High Efficiency Class-D Audio Amplifier

Our low power Class-D audio amplifier combines the ability to efficiently deliver more power out, with excellent THD and SNR audio fidelity, for a better remote playback experience.



ADV7520NK: 80 MHz, HDMI Transmitter This HDMI transmitter enables faithful display of your high resolution photos on

display of your high resolution photos on HDTV and consumes a fraction of the standby current of competitive solutions.

Digital still cameras are all about the user experience that's why more than half have ADI inside

Crisp images. Clear remote audio. Long battery life. When the leading manufacturers of digital still cameras (DSCs) seek to deliver the best user experience, they turn to Analog Devices for its proven credentials as an active partner on the design team. Our years of experience and applications expertise help manufacturers bring the newest DSCs to market on time and on budget. But it's not only camera designers and users who benefit from our extensive portfolio of high performance analog and mixed signal ICs—we're also at the forefront of medical, automotive, communications, and industrial technologies. Wherever user experience defines the design, Analog Devices defines the possibilities.

To experience what Analog Devices ICs can do for your designs, call 1-800-AnalogD or visit *www.analog.com/digitalcameras.*






pulse

RESEARCH UPDATE

Fiber-based energy harvester potentially turns garments into generators



Researchers sewed nanowire-encrusted fibers into garments. When someone jostles the garment, the wires produce electricity.

Researchers at the Georgia Institute of Technology have developed a textile-based generator that could enable garments to convert the wearer's movement into electricity to power personal electronic devices. The researchers coax billions of zinc-oxide nanowires to grow radially from a Kevlar fiber, yielding a structure they liken to a bottle brush.

A generator features two such fibers arranged in parallel. One of the fibers gets an additional coating of gold that allows it to serve as the electrode. Employing the same basic principles as an earlier harvester, the generator creates electrical energy via the piezoelectric effect when movement causes the two fibers to rub together (see "Energy harvester generates continuous nanoampere current," EDN, May 24, 2007, pg 28, www.edn.com/article/ CA6442450).

The researchers have measured 4 nA of current and 4 mV of output voltage from a generator employing 1-cm fibers. They estimate that, with design improvements, a square meter of fabric should be able to generate 80 mW. One major barrier to commercialization remains, the team admits: Zinc-oxide is vulnerable to water, so the technology still needs a mechanism for washing-machine survival.

Georgia Institute of Technology, www.gatech.edu.

Cool-curing polymer simplifies IC fabrication


Rensselaer Polytechnic Institute and Polyset have developed an inexpensive, quick-drying polymer that promises to cut costs for current IC-packaging processes by simplifying the construction of redistribution layers. Meanwhile, the material also shows promise in ultraviolet on-chip nanoimprinting lithography, a potential next-generation IC-patterning technology.

The material, PES (polyset-epoxy siloxane), cures at 165°C, about 35% cooler than the benzocyclobutene and polyimide that chip-packaging companies now rely on for redistribution layers. That reduced need for heat translates directly to savings in overhead costs, according to the researchers. The material matches the other materials in key characteristics, such as thermal stability, low thermal expansion, low dielectric constant, and low leakage current, but surpasses them in water-uptake rate and the ability to adhere to copper.

>Rensselaer Polytechnic Institute, www.rpi.edu.

Polyset, www.polyset.com.


A series of electron-microscope images of a new polymer at 30 microns (a), 10 microns (b), 3 microns (c), and 1 micron (d) show its ability to create well-defined patterns in a UVimprint-lithography application.



HOLOGRAPHIC DISPLAY HAS A REFRESH RATE OF MINUTES

Scientists at the University of Arizona have developed what they claim is the first updatable, 3-D holographic display. Viewable without special eyewear, the 4×4 -in. prototype features a photorefractive polymer between two pieces of electrode-coated glass. The system writes images onto the lightsensitive polymer using laser pulses and an externally applied electric field. The display can produce a new image in about three minutes.

With medical applications in mind, the researchers hope to produce displays as large as 3×3 feet and produce full-color holographic images. University of Arizona, www.arizona. edu.



A prototype holographic display shows the erasing process (top row) and 3-D perspective (bottom two rows), which could prove invaluable in military and medical applications.

03.06.08

"Our MCUs, Bios, and Graphics Controllers are changing the way people interact with their cars."

Tommy Tran, Technical Sales Manager, Fujitsu Microelectronics America, Inc.

AUTOMOTIVE EMBEDDED SEMICONDUCTOR SOLUTIONS

Fujitsu, world-renowned for quality, reliability and support, offers leading-edge embedded semiconductor solutions for the automotive industry.

MICROCONTROLLERS

- 8-, 16-, 32-bit MCUs with CAN, LIN support
- Reliable and large embedded Flash memory
- 28- to 208-pin packages

IN-CAR NETWORK

- Single-chip FlexRay[™] controller and ASSP
- IDB-1394 S400 single-chip controller

GRAPHICS DISPLAY CONTROLLERS

- 3D with alpha blending
- Video input with image resizing
- Wide temperature range

BIOMETRIC SENSORS

- Standard CMOS technology
- Clear 500-dpi images
- Rugged, super-thin design
- World-class matching algorithm



For more information, call (800) 866-8608 or visit http://us.fujitsu.com/micro



SIGNAL INTEGRITY

 $R_{T} = 150$

1.5

IC₁ (V)

0

100

50

VIRTEX-4

HSTL I

1 nSEC/DIV

VOH

HYPERLYNX LINESIM

VERSION 77

BY HOWARD JOHNSON, PhD

Z_{MIN}, a very special value

The driver in **Figure 1** precisely meets its specified high- and low-output-voltage levels with a termination resistance of 25Ω . If you increase the resistor's value, the circuit becomes progressively easier to drive, making the waveform exceed the specs in both directions. If you decrease it, the driver fails to produce a sufficiently large signal.

Resistor R_T controls the gain of the circuit, and the termination voltage controls the dc offset. Between gain and offset, you have everything you need to effect complete control over the output waveform, within reason.

When you design an end-terminating circuit, you must select an effective termination resistance large enough to guarantee that the driver can produce a full-sized output swing and then set the effective termination voltage to center the waveform so it crosses both the high- and the lowoutput voltages. No matter what topology you use to implement the final circuit, whether it looks like a resistorand-battery arrangement or a voltagedivider (split-terminator) structure, the gain and offset constraints apply.

The smallest value termination resistance for which the output swing can, with a perfect setting of termination voltage, just barely touch both the high- and the low-output voltages, with no tolerance for error and no margin, is a very special value I call $Z_{\rm MIN}$ (minimum impedance). Understanding this value is the secret to successful end-termination design.

The value of the minimum termination impedance derives from a general output-current relation. Simply, the driver output current always equals the voltage drop across the resistor divided by its value in ohms. If you correctly set the minimum impedance, then, when the driver pulls high to the highoutput voltage, the current precisely equals the high output current:

 $I_{OH} = (V_{OH} - V_T)/Z_{MIN}, \quad (1)$ where I_{OH} is the high output current, V_{OH} is the high output voltage, V_T is the termination voltage, and Z_{MIN} is the minimum impedance.

In the low state, you get a similar relationship:

$$\begin{split} I_{OL} = & (V_{OL} - V_T) / Z_{MIN}. \quad (2) \\ \text{Subtract Equation 2 from Equation 1:} \\ I_{OH} - I_{OL} = & (V_{OH} - V_{OL}) / Z_{MIN}. \quad (3) \\ \text{Solving for } Z_{MIN} \text{ yields the "golden"} \\ \text{equation of end-termination design:} \end{split}$$

 $Z_{MIN} = (V_{OH} - V_{OL})/(I_{OH} - I_{OL}).$ (4)

Equation 4 says that the minimum impedance equals the spread in voltage between the high-output voltage and the low-output voltage divided by the spread in current between the high-output current and the lowoutput current. Your driver can never successfully drive any load with a long-term impedance of less than the minimum impedance.

When working **Equation 4**, pay attention to the polarity of the currents.



Source current is positive. Sinking current is negative. For example, if a driver sources and sinks 25 mA, then its spread is (25-(-25))=50 mA.

Suppose that the minimum impedance for your driver works out to 60Ω . I would not use an end termination with that value. It leaves no room for component tolerance. Other effects, such as temperature and age variation in the termination voltage, can knock the circuit out of specification. You should use a slightly larger value, such as 70Ω .

On a 50 Ω transmission line, a 70 Ω termination won't be perfect. It will cause a reflection of (70-50)/(70+50)=16.7%. If that's too much for your voltage-margin budget, then consider raising the transmission-line impedance. Bring the line impedance up to perhaps 60 or 70 Ω . The closer you bring the transmission-line impedance to the termination resistance, the better your system will work.

The optimal value for the termination resistance is just a little higher than the minimum impedance to account for tolerances, with a transmission-line impedance as close as practical to the termination resistance. **EDN**


Howard Johnson, PhD, of Signal Consulting, frequently conducts technical workshops for digital engineers at Oxford University and other sites worldwide. Visit his Web site at www.sigcon.com or e-mail him at howie03@sigcon.com.

The Fastest SPI Serial EEPROMs in the Industry



Speed • Quality • Reliability • Availability

Microchip provides SPI serial EEPROMs across a wide memory-density range (1 Kbit - 1 Mbit), which are specified to operate over an extended temperature range (up to 125°C). These devices provide over 1 million erase/write cycles and 200-year data retention.



Microcontrollers • Digital Signal Controllers • Analog • Serial EEPROMs



BY PALLAB CHATTERJEE, CONTRIBUTING TECHNICAL EDITOR

Know your IP provider

ith the shortened time to market for consumer and industrial products and the rapid introduction of new process technologies through the foundry market, there is a rash of new IP (intellectual-property) companies offering substandard and misrepresented products. The trend was inevitable in a grow-

ing marketplace. However, the presence of weak IP companies impacts the viability of the properly engineered and supported IP companies.

Additionally, countless chips and end products will fail to work, have reliability issues, and be difficult to debug as a result of these substandard IP blocks.

The selection of the IP provider and the blocks and functions involved is *not* just a business issue. Although business aspects are always important, for IP modules built in less-than-130nm processes, the validation of the IP and the infrastructure supporting it are key criteria. Just how important? Currently, one of the largest causes of SOC (system-on-chip) failures from foundry shuttle runs or prototype runs is the use of unqualified IP in the design.

Every SOC builder's checklist should include some IP-provider selection criteria. First, does the company have legitimate licenses for the EDA tools it is providing kits for? Many companies are outsourcing major portions of the design to Eastern Europe, India, and China, where software piracy is very visible. Pirated software tends to lack the current patches or the metadata that make it compatible with current legitimate code and could result in noncorrectable problems in design-for-manufacturing and mask-data-preparation steps.

It is the norm in the current global design community for the development site to be separate from the point of sale.

Second, does the company have a history of commercially manufacturing the IP or parts? A number of companies are promoting silicon-proven experience when the only actual silicon they have run has been government-funded or -subsidized test chips on Defense Department or university processes. In most cases, the IP that a company sends to a fab on an MPW (multiproject wafer) under a military contract is not releasable to others because of licensing issues. In these cases, the vendor claiming silicon-tested IP is actually sending modified, processmigrated, and untested IP to its commercial customers-only "validated" by these other, different designs.

Third, does the company's engineering team have the experience and support level you need? The larger IP providers, such as ARM, Synopsys, and Mentor, all have standard documented application and design support for their IP that includes device and RTL integration, tool integration, application verification, physical implementation and verification, and test development. The smaller IP providers are sometimes staffed only by recent university graduates and a research support team that cannot support the IP in a context of an SOC, because they have little to no real chip-building or CAD-tool-flow experience.

TAPFOUT

Fourth, does the company have the designers of its IP in-house? One of the basic assumptions is that the IP provider you are dealing with actually created the block you are licensing. In reality, some IP companies are merely brokering blocks that contractors created, IP it acquired from other companies, or blocks that are process migrations from pirated IP libraries that are floating around the industry.

This repackaging is difficult to identify at the data level and requires finding an IP company that will identify the location of its design group and offer an avenue for the end licensee to reach this group to modify or integrate the IP block in its SOC design. In this context, in-house does not necessarily mean the same location; it is the norm in the current global design community for the development site to be separate from the point of sale. However, the designers should be accessible not moonlighting engineers in importor export-restricted countries.

Look for additional guidelines and physical-design keys in a future article.EDN

Contact me at pallabc@siliconmap.net.


MORE AT EDN.COM

+ Go to www.edn.com/080306pc and click on Feedback Loop to post a comment on this column.



©2007 Intersil Americas Inc. All rights reserved. The following are trademarks or services marks owned by Intersil Corporation or one of its subsidiaries, and may be registered in the USA and/or other countries: Intersil (and design) and i (and design). HIGH PERFORMANCE ANALOG

The **2008** catalog



America's Electronic and Electromechanical Distributor of Choice.

We do more than take your order.

- 2,200 pages of product solutions
- Over 150,000 products at your fingertips
- More than 300 world class suppliers



call or click for your free copy of the 2008 Allied catalog



1.800.433.5700



alliedelec_kcom

IF YOU THINK CELLULAR'S THE ONLY WAY YOU'LL CATCH ON-THE-GO TELEVISION IN THE FUTURE, THINK AGAIN. OVER-THE-AIR BROADCASTERS AND SATEL-LITE-BASED-SERVICE PROVIDERS HOPE TO CATCH THE MOBILE-TV WAVE AND RIDE IT TO FISCAL SUCCESS.

BY BRIAN DIPERT • SENIOR TECHNICAL EDITOR

MOBILE Image: Mail of the second state o

DN's recent mobile-television article focused mostly on transmission protocols amenable—for technical reasons, business reasons, or both—to cellular handsets, including DVB-H (digital-video-broadcasting-handheld), EVDO (evolutiondata optimized), UMTS (universal-mobile-telecommunications system), and MediaFlo (**Reference 1**). However, as Japan's 1seg and South Korea's T-DMB (terrestrial-digital-multimedia-

broadcasting) networks suggest, it's possible to graft support for conventional digital-television broadcasts onto a mobile phone if the economics justify the surgery. And, as the earlier article

points out, it's not a foregone conclusion that the cellular handset will be the predominant means by which viewers tune into mobile TV (see **sidebar** "More ahead").

Any secondary application that drains the battery and precludes subsequent access to the unit's primary application making and taking telephone calls, for example—will likely receive a cool reception by consumers, especially if it's also one that considerably adds to the unit's price tag. Mobile TV has both qualities. A significant disparity between all-in-one widget aspirations and feasible reality opens the door to system alternatives with more focused functions and to a lengthier list of alternative infrastructure approaches.

A NETWORK COUNTERATTACK

Before last month's 3GSM (Third Generation Groupe Spéciale Mobile) Congress conference in Barcelona, Spain, Michael Rayfield, handheldbusiness-unit general manager at Nvidia, agreed—at least from a technical standpoint—with what the material in **Refer**-



ence 1 points out: that generational improvements in DVB-T's (digital-videobroadcasting-terrestrial) power-consumption characteristics might obviate the need for a late-arriving DVB-H descendant. However, from a business perspective, subscription-supported cellular carriers control DVB-H spectrum, whereas DVB-T signals come from advertisingrevenue-based local and nationwide television broadcasters.

According to Rayfield, no cellularservice provider and, therefore, no hardware partner will embed handset support for a feature unless, when a consumer uses the feature, it translates into tangible revenue for the carrier. "The last time the cellular-service providers added a low- to no-revenue feature was the camera phone." Rayfield also pointed out that cellular phones don't tune in AM- or FM-radio transmissions. "And they didn't add the camera feature out of charity; they thought it'd be highly profitable, although it didn't turn out that way," he said (**Reference 2**).

The cellular-versus-broadcast-service tug of war that Rayfield suggests is occurring in Europe is also likely to exist in any country in which revenue- and profit-fueled open-market conditions determine business success or failure that is, when a government or another organization doesn't heavily subsidize the service. The struggle is occurring in

AT A GLANCE

Battery-draining concerns, along with consumers' preferences for free, albeit advertising-supported content, open the door to noncellular mobile-television options.

Several proposals, now operating in prototype trials, aspire to augment ATSC (Advanced Television Systems Committee) with portable capabilities.

L's unclear whether cellular carriers' and their hardware partners' future handsets will support ATSC-M/H (ATSC-Mobile/Handset).

Satellite-delivery schemes are location-generic but have plenty of competition and, in handheld configurations, come with power-consumption shortcomings.


the United States, where over-the-air-TV broadcasters have over time increasingly seen their direct-access audience shrink; consumers are instead indirectly viewing broadcasters' content using cable, IPTV (Internet Protocol television), satellite, and other service intermediaries. In such a scenario, lucrative advertising revenue flows directly to the intermediaries, not to the broadcasters, and content-licensing fees don't make up the shortfall.

Now, another set of potential delivery intermediaries, the cellular-service pro-

viders, is entering the picture. Several US broadcast-network and local-affiliate representatives paint the mobile-phone carriers as competitors, though none of them will go on record as saying so. This reluctance is no surprise, because the carriers are also these networks' and affiliates' partners, and a public statement critical of that relationship might adversely affect the licensing-fee-revenue flow. Despite that reluctance, the networks and affiliates do worry about the long-term fiscal impact of having only a supporting role in the mobile-TV market of the future. That concern explains the vigorous, ongoing industry development of the ATSC-M/H (Advanced Television Systems Committee-Mobile/ Handset) specification.

ATSC SHORTCOMINGS


The developers of 8-VSB (eightlevel-vestigial-sideband)-based ATSC designed it with exclusively stationary reception in mind, unlike its COFDM (coded-orthogonal-frequency-divisionmultiplexing)-based peers. As a result, ATSC is prone to environmentally induced factors, such as multipath-signal distortion, which causes egregious mobile-TV reception. I was witness to an example of this bad reception during a Samsung-hosted bus ride in Las Vegas at last year's NAB (National Association of Broadcasters) Conference. Sin-





Driving To New Frontiers... Micrel's Ultra High-Speed MOSFET Drivers

6A, 10ns Rise/Fall Times, Ultra High-Speed MOSFET Drivers



THE MIC44F18, MIC44F19 and MIC44F20 are high-speed MOSFET drivers capable of sinking and sourcing 6A for driving capacitive loads. With delay times of less than 15ns and rise times into a 1000pf load of 10ns, these MOSFET drivers are ideal for

driving large gate charge MOSFETs in power supply applications. For more information, contact your local Micrel sales representa-

For more information, contact your local Micrel sales representative or visit us at www.micrel.com/ad/mic44f18_19_20. Literature 1 (408) 435-2452 Information 1 (408) 944-0800

MIC44F18	Non-Inverting
MIC44F19	Inverting Output High When Disabled
MIC44F20	Inverting Output Low When Disabled

Good Stuff:

- ♦ 6A driving capability
- ◆ 10ns rise/fall time into 1000pf load, 15ns propagation delay
- ◆ 4.5-13.2V input voltage range
- Programmable UVLO/Precision enable
- Thermally enhanced packages:
 - MLF[™]–8 (2 x 2mm)/MSOP-8
- ◆ Latch-up protection to >500ma reverse current on output pin

Applications:

- Switch-mode power supplies
- ◆ Secondary side synchronous rectification
- Relay and solenoid driver



@ 2008 Micrel, Inc. All rights reserved. Micrel is a registered trademarks of Micrel, Inc. MLF is a registered trademark of Amkor Technologies.

www.micrel.com

clair-owned TV station KVMY was broadcasting ATSC-compliant images, which in-vehicle electronics received and displayed on an LCD on the rear wall of the bus. Whenever the bus was moving, artifacts corrupted the images, and, when the bus speeded up, the images disappeared altogether, despite the bus-based receiver's cognizance of the SRS (supplementary-reference-sequence) bit stream and the use of multiple diversity-reception antennas.

Two LCDs next to that one, along with Samsung-supplied UMPC (ultramobile-personal-computer) handheld systems, showed no artifacts, no matter how fast the bus was moving. Samsung based them on A-VSB (advanced-VSB) technology, which Samsung and Rohde & Schwarz developed. A-VSB redirects a portion of the 19.2-Mbps ATSC digital-broadcast stream away from its traditional functions-carrying Dolby Digital audio and MPEG-2 video information-instead allocating it for two mobile purposes. One purpose is a 1-Mbps SRS bit stream to assist a receiver in remaining "locked" onto the broadcast signal while in the presence of dynamic interference. The other is a variablebit-rate turbo code for EDAC (error detection and correction) and error concealment within the audio and video streams.

Samsung privately showed A-VSB

MORE AHEAD

The technical capabilities and economic attributes of 4G cellular networks, such as LTE (long-term-evolution) and UMA (unlicensed-mobile-access) may make them more amenable to mobile-TV transmission than their 3G predecessors, WiMax holds similar potential, and Sprint is poised to soon launch it in the United States. For more information on all of these technologies, see EDN's April 3, 2008, issue, whose publication will coincide with the CTIA (Cellular **Telecommunications Industry** Association) Wireless show.



Figure 2 Sirius's Backseat TV made its initial preinstalled appearance in a variety of Chrysler 2008-model-year vehicles and is also available aftermarket.

at the 2006 NAB Conference, and first public exhibitions occurred at the January 2007 CES (Consumer Electronics Show). At NAB 2007, the company simultaneously demonstrated both quarter- and half-rate turbo-coding techniques. Quarter-rate mode targets mobile-TV reception in bullet trains moving at ultrahigh speeds. The NAB demo required 1.5 Mbps of EDAC bandwidth, and Samsung bundled it with a 0.5-Mbps H.264 audio-plus-video special-content stream of 320×240-pixel QVGA (quarter-video-graphics-array) resolution. The demonstrated 19.2-Mbps "wrapper" also contained a half-rate rebroadcast of the primary ATSC content for reception in vehicles moving at highway speeds. That broadcast comprised 1-Mbps of turbo code and 1 Mbps of H.264-encoded audio/video data.

Subtracting the SRS stream and two H.264-plus-turbo-code streams, all of which a traditional ATSC receiver ignores, left approximately 15 Mbps of conventional terrestrial-digital-broadcast data. Samsung officials believe that this reduced base bit rate is still sufficient for delivering high-quality audio and video, considering the mature state of Dolby Digital and MPEG-2 encoder technology. Even more bandwidth is available for the basic ATSC stream if an application requires only one mobiletuned turbo-code-plus-content stream.

Samsung not only demonstrated an A-VSB-enhanced signal coming from Sinclair's broadcast antenna on Mount Potosi, 25 miles southwest of Las Vegas, but also partnered with Ion Media Networks to create a SFN (signalfrequency-network) rebroadcast of Sinclair's material with low-power transmitters on the Stratosphere and Paris hotels and at the Las Vegas Convention Center acting as the source (**Figure 1**). According to Samsung's documentation, without A-VSB-enabled synchronization, echoes would overwhelm a coordination of the three transmitters' signals. Also according

to Samsung's literature, SFN "enables broadcasters to cover a service area with uniform signal strength, even in hilly or built-up terrain, improving service quality."


The April 2007 NAB also featured initial public demonstrations of MPH (mobile-pedestrian-handheld) technology, a competitive ATSC-enhancement proposal, which partners LG Electronics and Harris champion. Both A-VSB and MPH, along with a rumored third approach that Micronas and Thomson are developing, are vying for the lucrative implementation-based royalty revenues from the developing ATSC-M/H specification. MPH's developers have publicly revealed relatively little about the technology. Press coverage at the technology's March 2007 unveiling noted, "According to Harris, the proposed format provides higher signal performance as well as the ability for broadcasters to add more of a payload to the mobile part of their spectrums than A-VSB, allowing the delivery of more channels to viewers and a more robust signal. At a recent press conference in New York, the company said that low-power testing of the format demonstrated performance at approximately a 7-dB greater signal threshold than A-VSB." (Reference 3).

"The MPH physical layer offers a number of advantages [over A-VSB]," says Jay Andrick, vice president of broadcast technology at Harris, "including channel efficiency that scales across any number of MPH channels, full-time burst-mode transmission that translates to minimum receiver-battery drain, [and] absolute compliance and compatibility with ATSC A/110 Distributed Transmission Standard. And MPH receive devices do not rely on diversity antennas or tuner systems to achieve



In your complex world...

...only Keithley delivers an intuitive, integrated, one-box solution for DC I-V, pulse, and C-V characterization



MODEL 4200-SCS SEMICONDUCTOR PARAMETER ANALYZER WITH INTEGRATED C-V OPTION

- Integrate multiple test types easily into a single automated test sequence.
- Save time with our extensive C-V test library and built-in parameter extractions.
- Get your system up and running quickly and simply with turnkey application packages.
- Don't get stuck with obsolete hardware get a system engineered to grow with you costeffectively as your test requirements evolve.

Go to www.keithley.com/one and try a demo.



robust reception. Recent major-market field testing has proved that MPH offers extremely reliable service to the radio horizon using a variety of handheld receiver devices."

Whether cellular carriers and their hardware-provider partners will embrace ATSC-M/H is unclear. Vendors are most likely to include the feature in "unlocked" phones and open-platform designs, such as OpenMoko's technology and Google's Android. Ever the optimists, however, the ATSC-M/H contenders claim that ATSC-enhanced broadcast TV complements rather than competes with the cellular providers' efforts in the mobile-TV arena. "A-VSB gives wireless-service providers the chance to free up crowded wirelessbroadband spectrum by relying on TV spectrum as the most efficient way to deliver bandwidth-intensive broadcast video to mobile devices," according to Samsung, "while OMA-BCAST [Open Mobile Alliance Mobile Broadcast Services Enabler Suite] applications delivered along with broadcast programs will entice consumers to use those same moTHE ATSC-M/H CONTENDERS CLAIM THAT ATSC-ENHANCED BROADCAST TV COM-PLEMENTS RATHER THAN COMPETES WITH THE CELLULAR PROVID-ERS' EFFORTS IN THE MOBILE-TV ARENA.

bile devices to access interactive services carried over wireless broadband networks."


RECOVERING THE SATELLITES

A multiantenna SFN can compensate for terrain and other inconsistencies within a given desired reception area. However, the curvature of the earth, along with other variables, such as the broadcast signal's strength and frequency, limits the coverage of any

terrestrial antenna-based system. To cover a large area, such as the United States, you need a single- or multiplesatellite-broadcast scheme, such as the one Sirius Satellite Radio uses. Sirius, in partnership with Chrysler, late last year rolled out its STMicroelectronics-powered Backseat TV add-on video service. Chrysler offers the service as an option on 2008 Dodge Grand Caravans, Chargers, and Magnums; Chrysler Town & Country and 300 models; and Jeep Commander and Grand Cherokees. The factory-installed SVC1 receiver costs \$470, along with a \$6.99/month increment beyond the basic Sirius Radio-service price (Figure 2). The aftermarket manufacturer's suggested retail price is \$299.99, plus installation. Chrysler-installed units come with one year of service. Back-seat passengers can watch content from the Cartoon Network, Disney Channel and Nickelodeon, and front-seat occupants can simultaneously listen to Sirius Satellite Radio.

At the 2005 CES, Microsoft and Sirius announced that Backseat TV would employ Windows Media Video as its






Intersil's Li-Ion/Li-Polymer Battery Charger provides **28V protection for both cradle AND USB charging.**

ISL9214 Key Features:

- 28V protection for both cradle and USB input allows users to utilize low-cost, large output tolerance adapters.
- Charge current Thermaguard[™] protects IC against over-temperature events.
- Programmable charge current/end-ofcharge current allows designer to customize to exact requirements.
- Fixed 380mA USB charge current prevents exceeding USB max charge current.

Go to www.intersil.com for samples, datasheets and support



Cradle Input: The max input voltage tolerance is 28V, programmable end-of-charge current, and the included end-of-charge latch is the default input source.

USB Input: Takes input from USB port or other low-voltage supply, fixed charge current at typically 380mA, and only charges when cradle source is not connected.



End-of-charge indicator is latched, based on completed charge.

When the battery voltage falls below minimum spec, the charger operates with a trickle charge current of 14% of the programmed cradle input or at 53mA for USB power.

Intersil – Switching Regulators for precise power delivery.

©2007 Intersil Americas Inc. All rights reserved. The following are trademarks or services marks owned by Intersil Corporation or one of its subsidiaries, and may be registered in the USA and/or other countries: Intersil (and design) and i (and design).





- 0.4 Watts to 150 Watts Power Transformers
- 115V/26V-400/800 Hz Primary
- Secondary Voltages 2.5V to 300V
- Manufactured to MIL-PRF 27 Grade 5, Class S, (Class V, 155°C available)
- Surface Mount or Plug-In
- Smallest possible size

See Pico's full Catalog immediately WWW.picoelectronics.com

PICO Electronics, Inc

143 Sparks Ave., Pelham, NY 10803 Call Toll Free: 800-431-1064 E Mail: info@picoelectronics.com FAX: 914-738-8225



Delivery - Stock to one week INDUSTRIAL • COTS • MILITARY

MORE AT EDN.COM

+ Go to www.edn.com/080306df and click on Feedback Loop to post a comment on this article.

codec technology. However, according to a recent article, Sirius ended up using a proprietary variant of H.264, also known as MPEG-4 AVC and MPEG-4 Part 10 (**Reference 4**). A demonstration of Sirius Backseat TV at January's CES left me with an impression of lukewarm video quality. The company won't reveal the material's broadcast resolution, but I estimate that I was watching, at best, low-frame-rate QVGA content on the approximately 8-in. LCD.

In comparison with a conventional single-antenna Sirius Satellite Radio setup, a Backseat TV-enhanced installation employs dual antennas-one at the front of the vehicle and one at the rear-for reception-optimizing diversity selection. Enhanced EDAC algorithms also boost reception quality. Sirius' engineers squeezed three channels' worth of audio-plus-video material into the company's 12.5-MHz S-band spectrum on top of the existing 134 channels' worth of audio-only content. Pixel artifacts aside, the fact that they were able to meet this video goal without noticeably degrading the quality of the audio content represents an impressive technical achievement.

The commercial success of Backseat TV isn't a foregone conclusion, however. Considering the diversity of alternative video-entertainment sources. such as built-in and portable DVD players, video iPods, and the like, customers might resist paying for premium equipment and service in premium-vehicle variants just to get Sirius. And what of handheld Sirius video receivers, akin to today's S50 and Stiletto series of satellite-radio-only portable units? "Sirius has never talked about portable video, as in handheld-device video," says Patrick Reilly, senior vice president of communications at Sirius. "But XM [Satellite Radio] has. There are clips on it." Note

that Sirius is pursuing a merger with XM. Perhaps, as is the case with today's portable satellite-radio receivers, the option of playing back captured material that you recorded with an ac-tethered device will mitigate power-consumption concerns. So stay tuned.EDN

REFERENCES

Dipert, Brian, "Mobile television: strong, weak, or zero reception," *EDN*, Feb 7, 2008, pg 34, www.edn.com/ article/CA6526814.

Dipert, Brian, "Imaging beyond pixels: Low-light sensors, low-power zoom lenses, antishake technology, and innovative optics enhance digital still cameras," *EDN*, March 15, 2007, pg 35, www. edn.com/article/CA6421376.

"Harris proposes new in-band mobile TV format," *Broadcast Engineering*, March 6, 2007, www.broadcast engineering.com/RF/harris-new-mobiletv-format-0306.

Tekla, Perry S, "Loser: Satellite TV Soccer Moms Will Hate," *IEEE Spectrum*, January 2008, http://spectrum. ieee.org/jan08/5812.

FOR MORE INFORMATION

Cellular Telecommunications Industry Association www.ctia.org Chrysler www.chrysler.com **Dolby Laboratories** www.dolby.com Google www.google.com Harris www.broadcast. harris.com **ION Media Networks** www.ionmedia.tv **KVMY** www.mylvtv.com LG Electronics www.lge.com Micronas www.micronas.com

Nvidia www.nvidia.com OpenMoko www.openmoko.com

Rohde & Schwarz www.rohde-schwarz. com

Samsung

www.samsung.com Sinclair Broadcast

Group www.sbgi.net

Sirius Satellite Radio

www.sirius.com

STMicroelectronics www.st.com

Thomson www.thomson.net

XM Satellite Radio www.xmradio.com


You can reach Senior Technical Editor

Microsoft

www.microsoft.com

at 1-916-760-0159, bdipert@edn.com, and www.bdipert.com.





FAST-FORWARD THE LEARNING CURVE.

Maximize your team's existing expertise. Familiar yet powerful tools—like Microsoft[®] Visual Studio[®] and the .NET programming model—allow your team to focus project hours on building the next generation of smart, connected devices. Plus, componentized and fully configured platforms in Windows[®] Embedded can help save more unnecessary effort—so more time can be spent differentiating your final product, or simply bringing it to market faster. Learn more about how to fast-forward device development at: **windowsembedded.com/fastforward**



Consumer ICs: designing for reliability

CONSUMERS WANT THE LATEST ELECTRONICS BUT ONLY IF THEY'LL LAST LONGER THAN THE TIME IT TAKES TO TAKE THEM OUT OF THEIR PACKAGES. IC VENDORS MUST TACKLE RELIABILITY ISSUES SO THAT THEIR DEVICES WILL FIND USE IN RELIABLE, LONG-LASTING PRODUCTS. BY MICHAEL SANTARINI

SENIOR EDITOR

f you've purchased a Microsoft Xbox 360 or a Sony Playstation 3, the person who sold you the system most likely recommended adding a cooling fan to go along with the game system. Chances are good that you reluctantly forked over the extra \$30, even though the fan corrects what would appear to be a design flaw that shouldn't be there in the first place. And, if you were an early Xbox 360 customer, you probably received a recall notice from Microsoft offering free replacements of ICs, IC-cooling systems, or both that were prone to system slowdowns or even failures. Even if you didn't yet own a 360, you had probably heard about the recall and the likelihood that 360 may have some design flaws but then went ahead and bought one anyway.

It's an increasingly interesting phenomenon in the industry: Consumers are buying products that they know are prone to early failures. In the consumer-electronics market, the drive for the latest and greatest digital "bling" often overcomes better judgment, so purchases of consumer electronics are quickly becoming emotional ones. Many people buy a new game console every four years when they become available, a new mobile phone and MP3 player every year, and a TV and PC every four to six years.

Although consumers now seem willing to fork over cash for the bling, will they be willing to do so in the future if product failures start occurring before their mobile-phone contract has expired? Even if consumers aren't worried, the makers of consumer products should be, because early defects will sooner or later cause costly recalls and may even turn consumers and OEMs against the defective brands. In the game-console world, consumers have only three choices: the Xbox 360, the PS3, and the Wii. In the TV, cell-phone, and most other consumer-electronics niches, however, consumers and OEMs have many choices-and very long memories.

Product longevity-or the lack thereof-becomes an even more daunting problem when you take into account the ever-increasing complexities of designing and manufacturing the leadingedge IC designs that power consumer devices. The semiconductor industry now focuses largely on ensuring that ICdesign fabrication produces sufficient yields, that the ICs pass functional tests so they can go into products in large volumes, and that those products will land on store shelves sooner than those of the competition. But, as IC processes become more advanced and consumer demand for greater performance and system functions increase, IC failures will become more commonplace unless vendors tackle reliability issues.

Providers of military, automotive, and medical ICs have long practiced high-reliability techniques to ensure that devices last. Those designing and manufacturing ICs for the consumer and OEM market also have paid close attention to reliability, and most target an MTBF (mean time between failures) of at least 10 years—longer than most consumers will keep the products. Experts say that reliability will always be a major concern for semiconductor vendors, but these vendors must overcome many obstacles before they can produce reliable products that meet customers' increasing demands for faster, smaller, and higher performance products. Most consumer-device manufacturers employ reliability-engineering groups that set guidelines for and closely monitor designs through each step of the design, manufacturing, packaging, and burn-in processes. Burn-in is an important step because it puts designs through accelerated-lifetime tests for the best performance under worst-case conditions-high temperature and humidity. As a manufacturer develops each new silicon process, these reliability-engineering groups are constantly on the lookout for both new and re-emerging failure mechanisms (Figure 1). Today, they also must monitor trends, such as gate leakage and process variability, that can complicate the manufacture of reliable ICs (see sidebar "The shifting sands of silicon" in the Web version of this article at www. edn.com/080306cs).

"There's no such thing as the 'same old, same old' in the reliability world," says Jack Hergenrother, PhD, manager of technology for System Z Test in the IBM systems and technology group. "We've been progressing continuously in our understanding of new failure mechanisms and new ways of looking at potential wear-out and failure mechanisms." According to Hergenrother, this phenomenon is not unique to IBM. "It's an industrywide thing," he says. "In the last 10 years [as Moore's Law has evolved], some new mechanisms have come up, and you need to factor in those [mechanisms] during the qualification and design process. That [need] is true from both a chip- and a system-reliability perspective."

Experts say that the industry has been able to adequately and quickly address reliability issues at all phases of development. According to John Chen, vice president of technology and foundry operations at graphics-processor vendor Nvidia, the industry will be able to overcome these problems in the next few years. "Designers need to be aware of these issues, so they can take full advantage of advanced technology and avoid pitfalls," he says. Both Nvidia and Xilinx are in the forefront when it comes to creating designs employing new logic processes, so they and their foundry partners must be aware of potential failures, according to Glenn O'Rourke, senior director of product-development engineering in the advanced-products group at Xilinx (see sidebar "Fab or fabless: Reliability is still top goal"). "We more than double the [number of] transistors in our designs every 18 months because graphics engines require massive processing power," says Chen.

Nvidia's co-founder, Chris Malachowsky, in 1996 designed the company's first chip, a 1 million-transistor design that was massive for its time. In comparison, the company's latest graphics processor, which the company built using 65-nm technology, exceeds 1 billion transistors. "We can always use smaller, faster, and higher performing transistors, unlike some applications that are pad-limited and are not scalable," says Chen. "We have a great opportunity for riding the wave of Moore's Law; we are always at the forefront of the technolo-

AT A GLANCE

Nost companies target their devices for a 10-year life expectancy and do several stress tests to ensure that their ICs will meet or exceed that goal.

Soft errors have become bigger problems for logic-based design over the last two technology nodes.


Companies such as Nvidia and Xilinx are typically the first to use new processes and begin working with foundry partners.

IBM takes a holistic approach to reliability, examining potential reliability issues at the technology, device, package, and system levels.

gy. However, new challenges come with being one of the first companies to use a new technology."

IC-FAILURE MECHANISMS

For the 130-, 90-, 65-, and 45-nm process nodes, IC-reliability groups have paid the most attention to failure mechanisms such NBTI (negative-bias-temperature instability), hot-carrier effects, EM (electromigration), gate-oxide integrity, and SERs (soft-error rates). NB-TI and hot-carrier effects are two commonly monitored failure mechanisms, both leading to a loss of gate control (**references 1** and **2**). NBTI is a key reliability issue that is of immediate concern in CMOS devices enduring stress from negative-gate voltages. Hot-carrier effects occur when an electron, or






"hole," gains sufficient kinetic energy to overcome a potential barrier, becoming a "hot carrier," and then migrates to a different area of the device. In both NB-TI and hot-carrier effects, the driving current to a transistor becomes smaller, degrading or locking up the timing of the gate, potentially causing failures.

The issue of NBTI became a problem at the 90-nm node, but manufacturers quickly addressed the issue. The initial studies of NBTI typically focused on devices running on always-on dc current, in which the problem is worse, according to Li-Pen Yuan, group R&D director for extraction- and power-integrity products at Synopsys. Devices running on ac have less of a problem with NBTI because the current is discontinuous, thus it does not overstress the transistors. NBTI remains an issue that reliability and design groups must monitor, however, especially if their designs target dcsystem applications, such as mobile computing or handheld devices.

NBTI hasn't disappeared but has gone into the background, says IBM's Hergenrother. "A few years ago, it caused some problems," he says. "You don't hear about it too much anymore because we have figured out how to deal with it. Today, you hear more about PBTI [positive-bias-temperature instability], which is similar to NBTI, except that it happens on a PFET rather than an NFET. The physics of PBTI are different enough that it will become a problem at later technology nodes. This time, the industry will likely be more ready for it."

IC manufacturers squeeze more speed from transistors and minimize leakage power by using strain engineering-a technique for enhancing performance by modulating strain, or stress, in the transistor channel. Modulating strain enhances electron mobility and, thus, conductivity through the channel. One of the side effects of the technique is that it can introduce hot-electron effects into the design. These effects can shift the voltage threshold and reduce the lifetime of an IC. "Intuitively, if you use strain engineering, you make the transistor faster and higher power and may cause more hot-electron, or hotcarrier, effects," says Chen. He explains that strain engineering induces a higher electrical field near the drain side of the transistor and causes the electrons in

NI LabVIEW. Limited Only by Your Imagination.





LabVIEW Real-Time Module

LabVIEW FPGA Module

LabVIEW Embedded Development Module

NI CompactRIO Embedded Hardware Platform When the LEGO Group needed parallel programming and motor control tools intuitive enough for children, it selected graphical software powered by NI LabVIEW. With LabVIEW graphical system design, domain experts can quickly develop complex, embedded real-time systems with FPGAs, DSPs, and microprocessors.

>> Expand your imagination with technical resources at ni.com/imagine

866 337 5041



the N channel to quickly reach velocity saturation. Electrons must move as fast as they can because doing so provides current. "[The moving electron] will hit other electron-hole pairs and generate other electrons," he says. "It's an avalanche effect-impact ionization-that creates more electrons, and, when they get too much energy, they jump into the MOS-gate dielectric and get trapped there, causing a threshold shift and ultimately device failures. But manufacturers have figured out how to increase the barrier entering the gate dielectric. In that regard, it helps: It increases the hot electrons but creates a barrier to stop electrons from getting trapped in the dielectric. The net effect is equal or fewer hot-carrier effects."

The most diligently monitored failure mechanism, EM, occurs when too much current passes through thin metal traces connecting transistors. When two thin traces are close together and carrying current or switching at once, one can splinter, causing an open. This splinter can then touch the adjacent trace, causing a short circuit, which can lead to a device failure. EM usually occurs over time, leading to failures long after the chips have left testing. Both the semiconductor and the EDA industries have been aware of EM for many years. "EDA vendors offer analysis tools to detect areas of a design that are susceptible to EM," says Synopsys' Yuan. As new processes emerge, EM has grown but not excessively. "A typical design 10 years ago would have a few areas that were sensitive to EM," says Yuan. "Today, a design may have just 10 [areas]. It isn't like the problem is exploding." As EM continues to be a problem, however, tools for preventing it will likely become more common in the mainstream designer's toolbox.

Another failure mechanism is gateoxide breakdown or integrity, in which current causes a slow breakdown of the gate dielectric, which can lead to failures. Chen notes that new materials, such as high-k-metal gates will help improve reliability in this area. Intel pioneered these materials, and the rest of the silicon manufacturers will soon follow. Chen notes that some 45-nm and, more likely, 32-nm designs will likely use high-k metal dielectrics composed of hafnium oxide instead of the more traditional gate oxide. Manufacturers grow gate oxide on the silicon during the manufacturing process, and doing so creates a remarkably smooth surface. But in high-k fabrication, manufacturers deposit the hafnium oxide on the silicon in composite layers. "If you use one type of layer, it usually doesn't work," says Chen. Using multilayer, high-k dielectric usually means hav-

FAB OR FABLESS: RELIABILITY IS STILL TOP GOAL

IC reliability is a top concern for both companies that own their own fabs and those that don't. For example, IBM creates its products in house, allowing the company to address reliability concerns and even design trade-offs at all levels of product development: technology and transistor development, circuit-level design, chip design, package design, and system implementation. "Fabless" companies, such as Nvidia and Xilinx, on the other hand, must rely on external foundries to manufacture products. And because the two companies




Figure A Xilinx and other large companies examine reliability at multiple phases in IC development.


are in highly competitive markets, they tend to be the first to jump to a new foundry's process when it becomes available. But before they begin designing with that process, they make sure it passes rigorous qualifications, such as ISO (International Organization for Standardization) 9000x, ISO 14000, and OCEA (Office of the China Economic Area) standards.

Glenn O'Rourke, senior director of product-development engineering in the advanced-products group at Xilinx, says that the company uses both UMC (United Microelectronics Corp) and Toshiba as suppliers, so Xilinx must ensure that both sources can make comparable versions of Xilinx's devices. To achieve this goal, Xilinx develops a reference model of its designs and ensures that both suppliers can meet their objectives, "We develop a silicon reference model upfront, and ... both fabs drive to those goals," says O'Rourke. He also notes that, because Xilinx's chips find use in a variety of applications, the company analyzes its designs' lifetime performances (Figure A). "We do an accelerated burn-in to mimic the lifetime of the product," he says. "We do full characterization across temperature and voltage to see how the product's performance is changing over its lifetime. We leverage that data to cover the usage and the specifications for the lifetime of the product." Xilinx then makes the results of those reports available to customers.



Cirrus Logic's Clocking ICs Offer Superior Low-Noise Performance

Clock Generator and Low-Jitter Clock Multiplier in a Single IC



Host Interface	One-Time Programmable	Frequency Synth/Clock Generator	Clock Multiplier/Jitter Remover	Power Supply (V)	Input Frequency Range	Reference Frequency Range	Output Frequency Range	Package
CS2000-CP	CS2000-OTP	4	٧	3.3	50 Hz to 30 MHz	8 to 75 MHz	6 to 75 MHz	10 MSOP
CS2100-CP	CS2100-OTP	—	V	3.3	50 Hz to 30 MHz	8 to 75 MHz	6 to 75 MHz	10 MSOP
CS2200-CP	CS2200-OTP	4	—	3.3	—	8 to 75 MHz	6 to 75 MHz	10 MSOP
CS2300-CP	CS2300-OTP	_	M	3.3	50 Hz to 30 MHz	Internally Generated	6 to 75 MHz	10 MSOP

Features:

- High-performance analog/digital phase locked loop
- 70 ps rms period jitter (typical)
- · Clock multiplier/jitter reduction
 - Generates a low-jitter 6–75 MHz output clock from a jittery or intermittent 50 Hz to 30 MHz clock source
- Clock generation/frequency synthesis
 Generates a low-jitter 6–75 MHz clock relative to 8–75 MHz reference clock
- Highly accurate PLL multiplication factor
 Less than 1 PPM error
- Flexible control options
 - One-time-programmable configuration for hardware mode
 I²C[®]/SPI[™] control port
- Configurable auxiliary output
 - Buffered reference clock
 - PLL Lock indication
 - Duplicate PLL output
 - Buffered version of CLK_IN
- Flexible sourcing of reference clock
 - External oscillator or clock source
 - Inexpensive local crystal
- Internal LCO
- Minimal board space required
 - No external analog loop-filter components required
 - Packaged in a 10-pin MSOP



www.cirrus.com


North America: +1 800-625-4084 Asia Pacific: +852 2376-0801 Japan: +81 (3) 5226-7757 Europe/UK: +44 (0) 1628-891-300

▶ TIMING

© 2008 Cirrus Logic, Inc. All rights reserved. Cirrus Logic, Cirrus, the Cirrus Logic logo designs, are trademarks of Cirrus Logic, Inc. All other brands and product names in this document may be trademarks or service marks of their respective owners.

Smarter Wireless Design

Get Device Freedom For Your Real-time Network Applications



MORE AT EDN.COM

+ For another look on design challenges at 45 nm, go to www.edn.com/ article/CA6475006.

 ⊕ To read about chip design after the 90-nm process node, go to www.edn. com/article/CA6347251.

 Go to www.edn.com/080306cs and click on Feedback Loop to post a comment on this article.

ing fewer pin holes because it's harder to align pin holes for multiple layers. Using high-k dielectric materials usually improves time-dependent-dielectric-breakdown performance. However, unlike silicon dioxide, composite lavers have more traps, and more traps can cause electron or N- or P-channel hole trapping, which can cause soft breakdowns, he says. Those things degrade mobility and, in the long term, can create threshold instability. The manufacturers have come up with various process tricks to overcome this issue. "One way is to put a silicon-dioxide layer between the high-k-metal layer and the silicon," says Chen.

SER, another failure mechanism that has long been a concern in the militaryand aerospace-IC and memory markets, is now becoming a greater concern in logic devices (Reference 3). Alpha particles in packaging materials or neutron strikes that occur naturally in the environment are the typical causes of soft errors. Essentially, an alpha particle or neutron can strike a device, generate noise, and flip bits in memory devices or even flip latches in your circuit. "It is getting to be a bigger challenge with each technology generation," says IBM's Hergenrother. "At the active areas of the devices, the volume of the criticalarea devices keep going down, which means that you have to deposit smaller and smaller amounts of charge to create an upset in your transistor." It's difficult to remove alpha particles from packaging materials, so you must build immunity to both cosmic and alpha particles into your system. You can address soft errors at many levels. "[IBM] looks

at SER at the technology level to make transistors soft-error-tolerant, at the circuit level ... to arrange transistors into latches and flip-flops so that it is robust even if one of the transistors does flip," he says. "Then, we look at the chip level for robust error-detection and -correction mechanisms, so, even if there is an error, we catch it and correct it before it propagates any undesirable data. On top of those mechanisms, we have systemlevel protection, which is another layer of error detection and correction."

Several failure mechanisms can lead to reliability issues. The semiconductor industry has been diligent about identifying and thus correcting failure mechanisms before they ever reach consumers. As devices move closer to the limits of physics and CMOS, however, you may wonder whether reliability will become a worse problem to deal with.**EDN**

REFERENCES

Peters, Laura, "NBTI: A Growing Threat to Device Reliability," Semiconductor International, March 1, 2004, www.semiconductor.net/article/ CA386329.

² Peters, Laura, "Strained Silicon: Essential for 45 nm," *Semiconductor International*, March 1, 2007, www.semi conductor.net/article/CA6418539.

Santarini, Michael, "Cosmic radiation comes to ASIC and SOC design," *EDN*, May 12, 2005, pg 46, www.edn. com/article/CA529381.

FOR MORE INFORMATION

Apache Design Solutions www.apache-da.com IBM www.ibm.com Intel www.intel.com Microsoft Corp www.microsoft.com Nintendo www.nintendo.com Nvidia Corp www.nvidia.com Sony

www.sony.com

Synopsys www.synopsys.com

Toshiba

www.toshiba.com

www.umc.com

www.xilinx.com

You can reach Senior Editor Michael Santarini at 1-408-345-4424 and michael.santarini@ reedbusiness.com.



S pe	lent 6 1/2 Digit Multimet	p to	19%	less
	[].	5,83	¥ 11	14W Sense/ Ratio Ref HI 200V Max 200V Max
Power	DC I AC I DC V AC V	Function Ω 4W Period Ω 2W Freq 4 Digit 5 Digit	H dB dBm Cont 1)) Null Min 6 Digit Auto/Hold	LO SOUVPK JA Max mis
1 O	On/Off Recall	Menu	Auto/ Man Enter Local	Rear Rear CAT II (300V)

And our 34401A is now even better looking

Agilent's 34401A DMM, the long-held industry standard, now sports a new look along with a 9% price cut. And the high performance 34410A is 19% less than it was before. Take advantage of these new prices today; go to www.agilent.com/ find/dmmcompare

Specification	34405A	34401A	34410A	34411A
Resolution	5½ digits	6½ digits	6½ digits dual display	6½ digits dual display
Basic DC Accuracy	250 ppm	35 ppm	30 ppm	30 ppm
Max Readings/s (continuous to PC)	19	1,000	10,000	50,000
Connectivity	USB	GPIB RS-232	GPIB, USB, LAN LXI Class C	GPIB, USB, LAN LXI Class C
Price	\$745*	\$1,070*	\$1,595 * \$1,295*	\$1,995*

1000 100

© Agilent Technologies, Inc. 2008 Prices in USD and subject to change



Agilent Authorized Distributor



866-436-0887 www.metrictest.com/agilent

New AV Series Isolated

100 to 5000 VDC Output Surface Mount/Thur-Hole

A/SM Series

Surface Mount/Thur-Hole Isolated 3.3 to 1000 VDC Output

> AVR Series Regulated to IKV

Low Noise

M/MV Series Military Components

Military Environmental Testing Available 3.3 to 500 VDC

HVP Series Programmable to 6000 VDC Output

LV/HV Series 36 to 170 Inputs Terminal Strips PC Board Mount 3.3 to 48 VDC Output

OR/IR/JR/KR Series Wide Input Range 8 to 60 VDC 2 to 100 VDC Output Regulated



New Dual Isolated Outputs

to 250 VDC Isolated Output Thru-Hole and Surface Mount

VV Series Up to 10,000 VDC Output Up to 10 Watts

P/HP/XP Series HIGH POWER 3,3 to 350 VDC

Output Isolated to

Isolated to 300 Watts

LF/LM/FM Series

-40° and -55° to +85°C Operating Temperature

3.3 to 350 VDC outputs in 1/2 Brick and Full Brick

LP Series

• MILITARY • INDUSTRIAL

COTS

Wide Input Range Watts to 75 Watts 2 to 100 VDC Output Full Brick



www.picoelectronics.com

E-mail: info@picoelectronics.com

Send for free 180 pg PICO Catalog

Designing with QDRII+ and QDRII in one system

ALTHOUGH THE LATEST QDRII+-SRAM DEVICES OFFER SPEEDS AS MUCH AS 50% HIGHER THAN QDRII PRODUCTS, A PROPERLY DESIGNED BOARD CAN SUPPORT EITHER ARCHITECTURE.

emory devices are evolving to match the needs of applications that are in continuous demand, such as high-performance communications, networking, and DSP systems. Specialized memory products that optimize some architectures' memory bandwidth have successfully increased the overall performance in a variety of data-processing systems, and operating speeds have increased to as much as 500 MHz. To meet the demand for these products, the QDR (quad-data-rate) Consortium, which comprises Cypress, IDT, NEC Electronics, Renesas, and Samsung (www.cypress.com, www.idt.com, www.nec.com, www.renesas. com, www.samsung.com), has released the next generation of SRAMs. The QDRII+ (quad-data-rate II+) SRAMs meet these requirements by offering higher memory bandwidth, improved timing margins, and more flexibility in system designs. QDRII+ SRAMs offer 50% higher speeds than QDRII SRAMs, deliver a bandwidth as high as 72 Gbps, and come in FBGA packages. The QDRII+ architecture uses the currently installed infrastructure to create higher performing products and allows a direct transition to higher frequencies.

QDRII and QDRII+ devices have two independently operating ports that run at twice the selected clock rate, allowing a transfer of four data words across the two ports in a single clock cycle. QDRII and QDRII+-SRAM devices provide concurrent reads and writes, allowing simultaneous access to the same address location. This innovative architecture provides four-times-better performance than other SRAM devices in networking applications. These devices suit bandwidthintensive, low-latency applications, such as controller-buffer memory, statistics memory, look-up tables, and linked lists.

QDRII AND QDRII+-SRAM OVERVIEW

QDRII and QDRII+ SRAM can perform two data writes and two data reads per clock cycle. They use one port, D, for writing data and another port, Q, for reading data (see **sidebar** "QDRIIand QDRII+-interface signals"). These unidirectional data ports support simultaneous reads and writes and allow back-toback transactions without the contention issues that can occur when using a bidirectional data bus. Write and read operations share the address ports. QDRII and QDRII+-SRAM devices use input clocks K and K# to control the input signals, output clocks C and C# to control the output data bus only in QDRII SRAMs, and source-synchronous echo clocks CQ and CQ#.

The architecture supports burst-oriented write and read operations, and all the data-bus-width configurations support burst lengths of two and four. Both burst-of-two and burst-of-four QDRII- and QDRII+-SRAM devices provide the same overall bandwidth at a given clock speed. QD-RII-SRAM devices use either the 1.5 or the 1.8V HSTL (high-speed-transistor-logic) Class I I/O standard, whereas QDRII+-SRAM devices use only the 1.5V HSTL Class I I/O standard. QDRII- and QDRII+-SRAM devices use an internal DLL (delay-locked loop) to align the data's edge with the input clocks. You can optionally turn off the DLL, but doing so degrades the performance of the QDRII and QDRII+-SRAM devices. All timing analyses in this article assume that the DLL is on. QDRII- and QDRII+-SRAM devices also offer programmable-impedance output buffers. You program the output buffers by terminating the ZQ pin to V_{SS} through resistor RQ. The value of RQ should be five times the desired output impedance—175 to 350Ω—with a tolerance of 15%.

QDRII+-SRAM FEATURES

QDRII+-SRAM architectures typically find use in highperformance networking and communication applications supporting frequencies as high as 500 MHz. The designers of this new communications-memory standard developed it for network switches, routers, and other communications applications. The QDRII+-SRAM devices extend the QDRII family of SRAMs in frequency and performance. The QDRII+ SRAM devices function similarly to a QDRII SRAM but have slight differences in the timing. However, because they have similar performance, you can use them interchangeably with only a few changes to the memory controller and the board, depending on the application. Designing the system to accommodate both QDRII and QDRII+ paves the way for higher performance in the QDRII designs.

DESIGN CHANGES FOR QDRII AND QDRII+

QDRII and the QDRII+ SRAMs differ in ac and dc parameters due to the higher speeds of operation in QDRII+. The major differences are that QDRII+ has a higher read latency, has no C or C# clocks, employs a QVLD (output-valid-indicator) pin, uses slightly different pinouts, and has different timing parameters. Higher read latency enables higher frequency operations. Hence, the design should support speeds to 500 MHz, and you should terminate the data signals. The QDRII has a read latency of 1.5 clock cycles, whereas the QDRII+ supports both 2- and 2.5-clock-cycle read latencies. The memory controller should support either 2 or 2.5 cycles of latency, and you should make this choice early in the design definition, based on the bandwidth and host-controller capabilities. At speeds greater than 250 MHz, the CQ and CQ# echo clocks clock

the data from the SRAMs; hence, QDRII+ requires no C and C# clocks, and the memory controller should use echo clocks CQ and CQ# to latch the read data from the SRAM when using QDRII+. For easier board design, QDRII+ adds a QVLD pin, which aligns with the edge of the echo clocks and occurs a half-cycle before the valid data. Hence, you should modify the board to include the QVLD signal and to take advantage of it when designing for QDRII+. QDRII devices use the P6 and R6 balls as a NC (no-connect) ball, requiring that designs using ODRII+ devices not to use output clocks C and C#. Also, Ball P6 should be pulled high with a 1-k Ω resistor. This approach helps in disconnecting the resistor to float the ball when designing with QDRII+. In DDRII+ (double-data-rate II), because it does not support linear-burst addressing, balls A0 and A1 are nonconnects. QDRII+ has a 2048-cycle DLL-lock, whereas QDRII has a 1024-cycle time. QDRII+ also modifies

QDRII- AND QDRII+-INTERFACE SIGNALS

Table A lists the clock, control, address, and data sig-nals for pins on QDRII (quad-data-rate II)- and QDRII+-SRAM devices. A detailed description of these interfacesignals follows.

QDRII and QDRII+-SRAM devices have K and K# input clocks, C and C# output clocks (QDRII only), and CQ and CQ# echo clocks. The positive input clock, K, is the logical complement of the negative input clock, K#. Similarly, C and CQ are complements of C# and CQ#, respectively. The QDRII- and QDRII+-SRAM devices use the K and K# clocks for write accesses and the C and C# clocks for read accesses. CQ and CQ# are the source-synchronous output clocks from the QDRII- or the QDRII+-SRAM device that accompanies the read data. The number of loads that the K and K# clocks drive affects the switching times of these outputs. When a controller drives a single QDRII- or QDRII+-SRAM device, C and C# are unnecessary because the propagation delays from the controller to the QDRII- or QDRII+ SRAM device and back are the same. To reduce the number of loads on the clock traces, QDRII- and QDRII+-SRAM devices also have a singleclock mode, which uses the K and K# clocks for both reads and writes. QDRII- and QDRII+-SRAM devices still use CQ and CQ# for the echo clock from the memory device to the memory controller. In this mode, the C and C# clocks tie to the supply voltage.

The memory-controller device provides the K and K# clocks and the data, address, and command lines to the QDRII- or QDRII+-SRAM device. For the controller to operate properly, the write data (D), address (A), and control-signal-trace lengths and propagation times should be equal to the K and K# clock-trace lengths. QDRII and QDRII+ SRAMs generate echo clocks CQ and CQ#, which are edge-aligned with the read data. The memory-controller device usually phase-shifts the CQ and CQ# signals and uses them to capture the read data. The CQ and CQ# signal-board trace length between the QDRII or QDRII+ SRAM and the controller should be equal to the read-data (Q) board-trace length to minimize the skew between these signals. the tKHK#H (K-clock-rising-edge-to-K#-clock-rising-edge) parameter to 42.5% from 45% of the input-clock cycle.

QDRII+ devices let designers achieve high performance and bandwidth for their designs with few changes to boards and to create new designs. By designing boards and host controllers to meet both QDRII and QDRII+ requirements, systems can support speeds as high as 500 MHz or bandwidth as high as 72 Gbps without changing boards or host controllers.EDN

AUTHOR'S BIOGRAPHY



Jayasree Nayar has a master's degree in electrical engineering from Santa Clara University and is a staff applications engineer in the Memory and Imaging Division of Cypress Semiconductor. You can reach her at njy@ cypress.com.

QDRII and QDRII+ SRAM devices use two unidirectional data buses, D and Q, for writes and reads, respectively. QDRII+ SRAMs also have a QVLD (output-validindicator) pin. The QVLD signal aligns with the echoclock edge and is high for approximately half a clock cycle before data is output from the memory. QDRII and QDRII+ SRAMs use the WPSn (write-port-select) signal to control write operations and the RPSn (read-port-select) signal to control read operations. The BWSn (bytewrite-select) signal tells the QDRII or QDRII+ SRAM which byte to write into the QDRII or QDRII+ SRAM device. QDRII and QDRII+ SRAMs use one address bus (A) for both read and write addresses.

TABLE A CLOCK, CONTROL, ADDRESS, AND DATA SIGNALS FOR PINS ON QDRII- AND QDRII+-SRAM DEVICES

Pin	Description
D	Write data
Q	Read data
К	Write clock
K#	Inverted write clock
C ¹	Read clock
C#1	Inverted read clock
CQ	Echo clock
CQ#	Inverted echo clock
WPSn	Write-port select
RPSn	Read-port select
А	Address
BWSn	Byte-write select
QVLD ²	Output-data-valid indicator

¹ QDRII+ SRAMs do not offer C and C# clocks. When interfacing with one QDRII- or QDRII+-SRAM device, the memory-controller devices use the single-clock mode, in which the QDRII- or QDRII+-SRAM device's C or C# port ties to the supply voltage.

² Only QDRII+ devices offer the QVLD signal.



COMPETITION ECLIPSED

Imagine an industry first MCU capable of operating down to 0.9 V. Imagine solutions that are more power efficient than you thought possible. Imagine smaller form factors and lower system costs. Imagine best-in-class tools that enable immediate system design. Thanks to the remarkable engineering gains of our new line of MCU's, you can stop imagining and start creating your next great product.


WWW.SILABS.COM/POINT9

LOWEST VOLTAGE / GREATEST POWER EFFICIENCY HIGHEST FUNCTIONAL DENSITY / BEST-IN-CLASS TOOLS



INTRODUCING THE C8051F9xx: THE FIRST LINE OF MCUs DESIGNED TO OPERATE FROM A SINGLE-CELL BATTERY (0.9-3.6 V)





Unbeaten! The Best EMC Performance You Can Get



Having difficulty making your designs pass car makers' quality tests? Looking for OEM-approved LIN parts?

Atmel supplies a complete LIN IC family with industry's best EMC performance, ranging from standard LIN transceivers and system basis chips (with voltage regulator, watchdog, output driver) to complete highly integrated SiP solutions incorporating Atmel's famous AVR[®] μ C. All parts are compliant with the LIN2.0 stan-

dard and SAEJ2602-2 and have OEM approval from all major car makers.

Thanks to our proven high-voltage BCD-on-SOI technology, high integration, excellent EMC protection and operation up to 40V go without saying.

Trust the expert! Atmel, an automotive specialist, has 25-plus years of automotive design experience with successful design-ins at all large Tier1s.

Part Number	Function	Description
ATA6662	Standard LIN Transceiver	Including Atmel's 2 nd -generation LIN IP with Excellent EMC Performance
ATA6622, ATA6623, ATA6624, ATA6625, ATA6626		ATA6662 plus Voltage Regulator and Watchdog
ATA6823	LIN SBC for H-bridge Applications	ATA662x plus H-bridge Gate Driver
ATA6612, ATA6613	LIN System in Package (SiP) Solution	ATA6624 plus 8/16K AVR Microcontroller

Go to www.atmel.com/ad/automotive today to apply for a free LIN demo board.



Everywhere You Are®

Flyback transformer enables high power-factor and converter efficiency

EVER-TIGHTENING REGULATIONS REQUIRE A POWER FACTOR OF AT LEAST 0.9 AND HIGH EFFICIENCY FOR OFFLINE POWER SUPPLIES. THIS NEW SWITCHING-CONVERTER TOPOLOGY USES A FLYBACK TRANS-FORMER AND ACCOMPLISHES BOTH THESE GOALS IN ONE STAGE.

everal switching-converter topologies exist for power converters that operate from the ac mains and must maintain a power factor of 0.9 or better. One topology is a boost converter with a control circuit that measures the switch current and adjusts the switching duty cycle so that the input current tracks the rectified input-ac voltage. However, the output voltage is high—approximately 200V dc in the United States and more than 400V dc in Europe—and has no fixed ground reference. Because of these drawbacks, a second converter, typically a flyback transformer, provides isolation from this high dc voltage, allows a safety ground reference, and pro-

vides a regulated lower output voltage of 5 to 25V dc. The addition of this second stage adds extra components and inefficiency: Even if each conversion is 90% efficient, the overall efficiency is only 81%.

In addition, a ripple voltage always exists for a constant load on the dc output. As the single-phase ac input voltage twice passes through zero during each cycle, the load can't draw power because both the input voltage and the input current are near zero. Thus, during these voltage-crossover times, the output capacitor must supply the total load current. You can arbitrarily reduce the ripple voltage on the dc output of the boost converter by increasing the output capacitance but at a cost: In the usual case, another step-down switching converter follows the dc output of the boost converter, so a moderate amount of input ripple is acceptable because the second converter easily regulates it out.

A single-stage-transformer-flyback topology operates from ac-line voltage but has a different switching control that directly gives an isolated low-voltage output at a high power-factor figure (**Figure 1**). Because the design must handle high dc voltages only once and provides low output voltages, the topology uses an isolation flyback transformer. Because the current from ac mains to a flyback transformer is discontinuous, however, the circuit requires a different switching-control scheme to ensure a good power-factor figure. You accomplish this control by appropriately varying the duty factor of the switching converter. For practical reasons, the duty factor should be at least 35 to 40% to keep the voltage and current stresses on the switch at reasonable levels. The new control scheme also assumes a nearly constant error voltage $V_{\rm E}$, a scaled and integrated difference between the desired output voltage and a reference voltage, throughout one half-cycle of the ac input. The control scheme also requires continuous current in the flyback transformer.




Figure 1 This single-stage transformer-flyback topology for an external power supply operates from ac line voltage but has a different switching control that directly gives an isolated low-voltage output at a power factor of 0.9 or more.

At the beginning of each switch cycle, the control circuit turns on switch $S_{\rm L}$. The switch's current through the 1Ω resistor produces the input voltage, $V_{\rm I}$, and a nonlinear voltage ramp, $V_{\rm R}$, is generated. As the switch current increases while the switch is closed, $V_{\rm I}$ increases, and, when $V_{\rm I}$ intersects this nonlinear ramp, the switch turns off and remains off for the rest of that switching cycle. At the beginning of the next cycle, the switch turns on, the nonlinear voltage ramp resets, and the process repeats.

AN EXAMPLE

The converter in Figure 1 has a maximum 141V-ac sinewave input, corresponding to a peak voltage of 200V, and runs at a 100-kHz switching frequency. The flyback transformer has a primary inductance of 2 mH; the minimum duty factor, D, is 0.4; and the error voltage is 2.7V. Although the transformer's secondary can have any turns ratio that produces the required output voltage, for this example, assume a 1-to-1 turns ratio and a secondary voltage of 133V. This secondary voltage ensures a duty cycle of 0.4 when the input sinewave is 200V. Throughout the rest of the sinewave's voltage input, the duty cycle is greater than 0.4. This set of parameters presents a 100W load to the ac input: 141V rms \times 0.7A rms.

For this example, **Figure 2** shows the plot of the special nonlinear curve, or ramp, along with several voltage and current operating points. The nonlinear ramp remains at 2.7V until the duty factor reaches 0.4, at which point the ramp




Figure 2 The nonlinear ramp voltage remains at 2.7V until the duty factor reaches 0.4, at which point the ramp voltage begins to fall.



High Resolution

Frequency Counter



SR620 ... \$4950 (U.S. list)

- 25 ps single-shot time resolution
- 11-digit frequency resolution (1 s)
- Ovenized or rubidium timebase (opt.)

The SR620 Time Interval / Frequency Counter offers the best single-shot time resolution (25 ps) of any commercially available counter. It is ideal for critical measurements like clock jitter, pulse-to-pulse timing, oscillator characterization, and frequency stability.

Features include a 1.3 GHz frequency range, GPIB and RS-232 computer interfaces, and a printer port.

An optional ovenized or rubidium timebase can be added for increased stability and accuracy.

The SR620 makes all the measurements you expect from a high performance counter — time interval, frequency, period, phase, pulse width, rise and fall times, and event counting. It also generates graphical histograms, and calculates statistics on your data.

Simply put, you can't buy a better frequeny counter.



Phone: (408)744-9040 www.thinkSRS.com begins to fall with a substantial curvature, which is an advantage. To understand the converter's operation in this example, first consider the switching operation when the peak input ac voltage is 200V and the average input current is 1A. At the beginning of a cycle, switch S_1 turns on, and, at this instant, the switch carries 2.3A, so V_1 is 2.3V. As time passes, the inductor current and the voltage ramp up. When 40% of the cycle completes, the voltage rises to 2.7V, which intersects

 V_R (boldfaced line in Figure 2). At this point, the comparator turns off switch S_1 , which remains off for the remainder of this cycle. From this 40% point until the 100% point, the flyback transformer dumps its current into the 133V load (the dashed line in Figure 2). At the end of the cycle, the flyback current returns to its original starting point of 2.3A. This cycle repeats when the input ac is 200V.

As the input ac voltage drops from its peak of 200V to, say, 133V, the voltage ramp changes sharply. With 133V input and 133V output, the new duty factor is 50%. Additionally, the average input current, $I_{\rm IN}$, at 133V is 133/200, or 0.665A. At an input voltage of 133V, the switch current begins at approximately 1.16A and ramps up to approximately 1.5A at the point on **Figure 2** where it intersects the voltage ramp at a 50% duty factor. S₁ turns off, and the flyback transform-

TO CALCULATE THE SHAPE OF THE RAMP VOLTAGE, DETERMINE THE MAXIMUM OPER-ATING AC VOLTAGE AND HENCE ITS PEAK. er dumps its current into the load. The secondary current decays (dashed line) and ends at 1.16A. Note that all the secondary-current decays for all input voltages have the same slope because the transformer always discharges into a constant 133V. Thus, for all parts of the input ac voltage, this control method gives proper control of the average input current such that the overall power factor is near 100%. And, if the output load is, for example, 50W rather than

100W, the feedback-error voltage is 1.35V. The ramp voltage remains the same shape but becomes half-amplitude, so the input currents at all input voltages are half, and the power factor remains near 100%.

To calculate the shape of the ramp voltage, determine the maximum operating ac voltage and hence its peak—for example, 141V rms and 200V, respectively. Then, select the switching frequency of the converter—say, 100 kHz or a period of 10 μ sec. Taking into account maximum switch voltage and current stresses, select the minimum duty factor—for example, 40%, which corresponds to 4 μ sec. Determine the maximum peak power this flyback converter must handle, such as 200W, corresponding to peaks of 200V and 1A. Then, determine the value of the primary inductance to give acceptable switching-current ripple—say, 2 mH. Assume continuous current in the





^{*2.5 optional} For details: write, call, fax or visit our website



The Heat is Off

High-Efficiency Power Solutions Reduce Heat, Save Energy, and Conserve Space

Power-One's high efficiencies enable some of the industry's greenest power solutions, advantages include:

- Reduced energy consumption.
- Increased power densities.
- Improved performance in elevated ambient-temperature environments.
- Less dissipated heat lowers system and site-level cooling costs.




Products	Applications	Efficiency
Hot-Swap Front Ends	Data Servers/Storage, Industrial, and Communications	91%
DC-DC Bricks	DPA, Bus Converters, RF Amplifiers, DOSA Compliant, and Military	97%
POL Conversion and Management	Z-One [®] Digital IBA, Analog IBA, and DOSA Compliant	95%
AC-DC Chassis Mount	Industrial, Medical, Datacom, CompactPCI, and PoE	91%
DIN-Rail, PSR, and Cassette	Railway, Communications, Military, and Rugged Industrial	97%



WWW.power-one.com Power-One and Z-One are registered trademarks of Power-One, Inc.

JFETS Second Source Replacement for Siliconix



Monolithic Duals-JFETS

- SST/U401-406 Series
- SST/U441 Series
- SST/2N3958 Series
- SST/2N5196-5199 Series
- SST/2N5545-5547 Series
- SST/2N5564-5566 Series
- U421-423 Series
- U430-431 Series

Current Regulating Diodes

- J500-J511 Series
- SST502-SST511 Series

Low Leakage Diodes

- DPAD1-50 Series
- JPAD5-50 Series
- PAD1-50 Series
- SSTPAD5-100 Series
- SSTDPAD5-100 Series

Features

Surface Mount & Thru Hole Special Selections Available Lead-Free/Rohs Compliant



800-359-4023 www.linearsystems.com transformer. Knowing the transformer secondary voltage and the turns ratio, calculate the flyback voltage across the transformer primary when switch S_2 is off—say, 133V.

At a maximum input voltage of 200V, average input current should be 1A. For a peak voltage of 200V and a duty factor of 0.4, the current ripple, ΔI , is $(V \times \Delta t)/$ $L=(200\times4 \ \mu sec)/2 \ mH=0.4A \ p-p \ or$ 0.2A pk. Because the switch is on for a duty factor of 0.4, the average current during the switch's on time is 1A/0.4, or 2.5A. Knowing that the peak current ripple is 0.2A, the current at the end of the on time is 2.5+0.2, or 2.7A. (Current at the beginning of the on time is 2.5-0.2, or 2.3A.) You now know one point on the voltage ramp: For a duty factor of 0.4, the switching current is 2.7A. With this maximum peak current, the corresponding error voltage is 2.7V.

Likewise, calculate the points for all voltages lower than 200V. For example, when the input voltage during part of the sinewave input is 100V and when the error voltage remains at 2.7V, the average input current is 0.5A. With an input voltage of 100V, the new duty factor is $133/(V_{\rm IN}+133)$, or 0.57; the average current during the on time is 0.5A/0.57, or 0.876A; and the peak ripple current is 0.143A, so the current at turn-off is 0.876+0.143, or 1.02A. Thus, this new 100V point on the ramp voltage is a duty factor of 0.57 and a current of 1.02A.


This ramp shape applies only to a ramp voltage of 2.7V for this example. That is, the scaled shape of this ramp curve differs slightly as the error voltage changes. If you plot the ramp curve for $V_E=1V$, corresponding to a load of approximately 37W, the resulting curve differs slightly from the curve for an error voltage of 2.7V scaled by the factor of 1/2.7, or 0.37. The inductor current has ripple. Without ripple, curve scaling would be exact. For most practical applications, this slight variation is of no consequence because the resulting power factor is still excellent.

The shape of this ramp looks suspiciously like a decaying exponential of a discharging RC circuit, and, if you use appropriate values, you can almost exactly match the shape. For this example, appropriate values are 1.1 k Ω for R₁, 1.5 nF for C₁, and 2.7V for the discharging voltage. Thus, this new control circuit needs no special circuits or operational amplifiers to generate a voltage-comparison ramp; it requires just a simple RC circuit with a switch to discharge the capacitor to 0V at the end of each cycle and hold the voltage at 0V until the duty factor reaches 0.4, at which time the switch opens, and the exponential discharging curve begins. Discharging continues until the curve approaches OV when the duty factor is 1. By varying the value of R_1 , R₂, and C₁ in Figure 1, you can make approximations to the "ideal" ramp-voltage curve. For this example, R_2 is open, and the fit to the ideal ramp-voltage curve is excellent. Even crude approximations to this ideal curve still yield power factors of 95% or more, so wide component tolerances are acceptable.

WALL WART VERSUS FLYBACK

Millions of battery-powered consumer products need an external power supply to recharge the batteries or operate from line voltage. These chargers are typically simple "wall warts" that you plug into ac sockets. Each wall wart comprises a basic step-down transformer, a fullwave-bridge rectifier, and an output-filter capacitor. These simple, rugged, inexpensive, and reliable devices provide excellent high-voltage isolation. Their main drawbacks are poor efficiency; large bulk and weight; wide dc-output voltages due to line and load changes; and low power factors-that is, they draw huge current peaks at just the peak of the ac voltage. A typical 15V-dc, 25W wall wart might have a power factor of only 70%. Even with a large-value output-filter capacitor, ripple might typically be approximately 300 mV p-p. If the load varies by a ratio of 3-to-1 and the line varies by $\pm 20\%$, the dc output voltage can easily vary from 11 to nearly 20V. Despite this wide dc-output range, wall warts are adequate for many consumer devices because the power supplies inside these devices easily regulate out the ripple and the wide output-voltage range. At light loads and high acmains voltage, a wall wart may provide efficiency approaching 90% but a power factor of only 60%. At heavy loads and low ac-line voltage, efficiency may be less than 75%, and the power factor may be approximately 75%.

Op Amp Circuit Collection



NEW Precision Low Bias Current CMOS Op Amps

Part No.	I _B (pA)	V _{OS} (µV) Max.	GBW (MHz)	I _S /Amp (mA) Max.	Channels	Comments	Package
LTC [®] 6081	0.2	70	3.6	0.4	2	TCV _{OS} = 0.8µV/°C Max.	MS-8, DFN-10
LTC6082	0.2	70	3.6	0.4	4	TCV _{OS} = 0.8µV/°C Max.	DFN-16, SSOP-16
LTC6087	1	750	14	1.2	2	General Purpose	MS-8, DFN-10
LTC6088	1	750	14	1.2	4	General Purpose	DFN-16, SSOP-16
LTC6078	0.2	25	0.75	0.072	2	TCV _{OS} = 0.7µV/°C Max.	MS-8, DFN-10
LTC6079	0.2	25	0.75	0.072	4	TCV _{OS} = 1.4µV/°C Max.	DFN-16, SSOP-16
LTC6240	0.2	175	18	2.4	1	Low Frequency Noise = $550nV_{P-P}$	SOT-23-5, SO-8
LTC6241	0.2	125	18	2.2	2	Low Frequency Noise = $550nV_{P-P}$	DFN-8, SO-8
LTC6242	0.2	150	18	2.2	4	Low Frequency Noise = $550nV_{P-P}$	DFN-16, SSOP-16
LTC6244	1	100	50	5.8	2	Low Frequency Noise = $1.5\mu V_{P-P}$	DFN-8, MS-8

🔻 Info & Free Samples

www.linear.com/circuits

1-800-4-LINEAR



www.linear.com/designtools/software

LT, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.





- STANDARD: 5 to 300 vdc regulated, ISOLATED outputs/Fixed frequency
- ALL in ONE compact full brick module, 2.5" x 4.6" x 0.8" Vacuum encapsulated for use in rugged environments
- Lower cost for your Industrial applications
- Maximize your design up to 300 watt models
- Meets Harmonic Distortion specifications
- .99 Power factor rating at operational levels
- Expanded operating temperatures available -40 & -55C, +85 & 100C base plate
- Custom models available

A flyback transformer using the new power-factor-control method generates the same 15V dc and 25W. It provides an essentially constant output voltage despite changes in line and load, a power factor of more than 95%, efficien-

lower weight and size.

cy of more than 80%, peak efficiency

of 90% over a five- to one-load range,

an output-ripple voltage less than one-

third that of a wall wart with the same-

value output capacitor, and substantially

OVERVOLTAGE PERFORMANCE

This example assumes a minimum du-

ty factor of 40%, which corresponds to

a maximum input-voltage peak of 200V. What happens if the ac line input has

a momentary overvoltage of, say, 300V

and an error voltage of only 2.7V? Us-

ing the ramp of Figure 2 and knowing

that the flyback voltage is 133V, the du-

ty factor must be 0.307 and must lie on

the ramp-voltage curve. But this point

lies on the X axis because the ramp

voltage doesn't start to decrease until

the duty factor reaches 40%. Thus, the

peak current when the input voltage is

300V is just 2.7A. From this peak cur-

rent point and knowing that the induc-

tance is 2 mH, you can easily calculate

the average current during the switch's

on time, 2.47A, and the average input

current, just 0.76A over the switching

cycle. That is, the average input current,

0.76A, when the input voltage is 300V

is less than the average input current,

1A, when the input voltage is 200V.

Thus, this control circuit has an advan-

tageous current-limiting property during

This new converter-control circuit

doesn't show many of the other compo-

nents you would need to build a com-

plete switching converter. Capacitor C₂,

which handles only the high-frequency

switching currents, looks almost like an

open-circuit at the low ac-mains fre-

quency. The flyback transformer needs a

snubber circuit. Because much of the op-

eration happens for duty factors greater

than 50%, the circuit also requires slope

ADDITIONAL COMPONENTS

input-overvoltage surges.

MORE AT EDN.COM

+ Go to www.edn. com/ms4264 and click on Feedback Loop to post a comment on this article. compensation to ensure stability. If the switch current hasn't ramped up to the V_R voltage before the duty factor reaches 100%, the control needs a default, such as 95% duty factor, to turn off the switch for that cycle. The circuit also most likely

requires a limiting method for controlling the maximum value of the error voltage. The circuit will also need components to control conducted emissions if the value of C, is too low.

The single-stage power-factor flyback converter probably won't meet the needs of applications requiring low outputvoltage ripple and fast transient response because the feedback loop of the powerfactor flyback converter is deliberately slow. Also, the circuit has no location for drawing power when the ac input twice goes through zero during cycle. So, the output capacitor must supply all the output-load current. Therefore, the output must have 120-Hz ripple for a 60-Hz line voltage; the amount of ripple depends only on the size of the capacitor. You could use a traditional boost-PFC (power-factor-correction) converter and follow that part with a separate step-down converter. This approach uses more parts but provides isolation, fast transient response, and low ripple.

Because the load of this power-factorcorrection flyback converter must tolerate some amount of ripple, the load may also be able to tolerate a looser voltage regulation. In this case, the power-factor-correction flyback converter can probably use the primary flyback voltage for adequate output-voltage regulation. This approach would save the cost of implementing an optical coupler and its associated circuit.EDN

AUTHOR'S BIOGRAPHY


Cecil Deisch is a staff engineer at Tellabs Operations Inc, where he has worked for 15 years. He has a master's degree in electrical engineering from New York University (New York) and holds Patent No. 4,148,097 for peak current control for PWM (pulse-widthmodulated) switching converters. His other interests include thermodynamics, economics, and mathematics.

for free PICO Catalog E-Mail: info@picoelectronics.com PICO Electronics,Inc. 143 Sparks Ave, Pelham, NY 10803-1837 Call Toll Free 800-431-1064 • FAX 914-738-8225

www.picoelectronics.com

Send Direct

Quad Buck



9mm² Monolithic Synchronous Quad Step-Down Converter

Our growing family of synchronous buck regulators supports the increasing number of power rails in handheld applications. The LTC[®]3544, the latest device in this family, is a highly compact quad output buck solution, delivering 300mA, 2 x 200mA and 100mA outputs from a single input. All members of this family offer high efficiency, low quiescent current and low noise operation, as well as low profile, compact solutions.

Selected Multi-Output Synchronous Buck Converters

Part No.	Configuration	V _{IN} Range	Output Current (A)	V _{OUT} Min. (V)	Switching Frequency	Quiescent Current I _Q (µA)*	Package
LTC3547/B	Dual Synch Step-Downs	2.5V to 5.5V	0.3 x 2	0.6	2.25MHz	40	2mm x 3mm DFN-8
LTC3407/A	Dual Synch Step-Downs	2.5V to 5.5V	0.6 x 2	0.6	1.5MHz	40	3mm x 3mm DFN-10, MSOP-10E
LTC3419	Dual Synch Step-Downs	2.5V to 5.5V	0.6 x 2	0.6	2.25MHz	35	3mm x 3mm DFN-8, MSOP-10
LTC3548/-1/-2	Dual Synch Step-Downs	2.5V to 5.5V	0.8, 0.4	0.6	2.25MHz	40	3mm x 3mm DFN-10, MSOP-10E
LTC3407-2/-3	Dual Synch Step-Downs	2.5V to 5.5V	0.8 x 2	0.6	2.25MHz	40	3mm x 3mm DFN-10, MSOP-10E
LTC3417A	Dual Synch Step-Downs	2.25V to 5.5V	1.5, 1	0.8	2.25MHz	125	3mm x 5mm DFN-20, TSSOP-20E
LTC3446	Single Synch Step-Down + Dual VLDOs	2.7 to 5.5V	1.0, 0.3, 0.3	0.4	2.25MHz	140	3mm x 4mm DFN-14
LTC3545	Triple Synch Step-Downs	2.25V to 5.5V	0.6 x 3	0.6	2.25MHz	58	3mm x 3mm QFN-16, MSOP-10E
LTC3544/B	Quad Synch Step-Downs	2.25V to 5.5V	0.3, 2 x 0.2, 0.1	0.8	2.25MHz	70	3mm x 3mm QFN-16
LTC3562	I ² C Quad Synch Step-Downs	2.7V to 5.5V	2 x 0.6, 2 x 0.4	0.6	2.25MHz	100	3mm x 3mm QFN-20

🔻 Info & Free Samples

www.linear.com/3544 1-800-4-LINEAR




www.linear.com/portsolutions

*All Channels On



^{▲,} LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Are Your Diodes Ideal?



Our Controllers Turn MOSFETS into Ideal Diodes with Lower Voltage Drop, Less Power Loss & Reduced Heatsinking

Our Ideal Diode controller family reduces forward voltage drop and power dissipation in ORing applications, eliminating the heatsinks required by conventional rectifiers. They deliver smooth switchover without chatter, are free from oscillation in load-sharing applications, yet respond quickly when needed to block DC current in the reverse state. Our controllers prevent back-feeding between supplies and are easily configured to protect against reverse polarity inputs.

Family of High Voltage Diode Controllers

Part No.	Input Supply Range	ldeal Diode	Fault Monitoring	Package (mm)	Applications
LTC®4354	-4.5V to -80V	Dual	Yes	2 x 3 DFN-8, SO-8	-48V Distributed Power Systems AdvancedTCA Systems
LTC4355	9V to 80V	Dual	Yes	3 x 4 DFN-14, SO-16	N+1 Redundant Power Supplies High Availability Systems
LTC4357	9V to 80V	Single	No	2 x 3 DFN-6, MSOP-8	Telecom Infrastructure Automotive Systems
LT [®] 4351	1.2V to 18V	Single	Yes	MSOP-10	Optical Networks

🔻 Info & Free Samples

www.linear.com/idealdiodes 1-800-4-LINEAR



Free Telecom, Datacom and Industrial Brochure

www.linear.com/48vsolutions

LT, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



CESSON CONTRACTOR OF CONTACTOR OF CONTRACTOR OF CONTRACTOR

Audio equalizer features transimpedance Q-enhancement topology


Herminio Martínez, Encarna García, and Eva Vidal, Technical University of Catalonia, Barcelona, Spain

In general, audio equalizers need second-order bandpass filters. Such cells require an easy and independent tuning of their parameters: the natural or central frequency, ω_{0} ; the quality factor, Q; and the maximum bandpass gain, k. The use of cells with independent adjustments could require state-variable topologies. Unfortunately, this sort of structure usually needs at least three operational amplifiers. The basis for an alternative uses SAB (single-amplifier-biquadratic) filters. These cells allow obtaining second-order bandpass filters, but they have two main drawbacks: The quality factors that you can obtain with these cells have a practical maximum limit, and you cannot independently tune the three characteristic parameters.

This Design Idea instead uses the TQE (transimpedance-Q-enhancement) structure in an audio-equalizer (Figure 1). This cell has two advantages when you use it in equalizer circuits: You can adjust the three characteristic parameters in an independent way, but it uses only two operational amplifiers per cell. Reference 1 presents the generic TQE topology. Figure 1 shows the configuration that implements a bandpass filter based on the generic structure. This structure, which processes current-input signals, shows low-impedance input without the resistor R_{IN} . Considering that R_{I} and R₃ are equal in value and that all the capacitors are equal to C, the transimpedance, Z(s), is:

$$Z(s) = \frac{V_{BP}(s)}{I_{IN}(s)} = \frac{R_1^2 C_s}{R_1^2 C^2 s^2 + (2 - R_1 / R_2) R_1 C s + 1}.$$

However, by adding R_{IN} , the in-



DIs Inside

66 AMI-to-NRZI-direct-conversion circuit tolerates unequalized pulse tails

70 Virtual RF generator measures load impedance and power

What are your design problems and solutions? Publish them here and receive \$150! Send your Design Ideas to edndesignideas@ reedbusiness.com.

put has high impedance, allowing the processing of voltage input signals because $R_{\rm IN}$ provides the required voltage-to-current conversion. In this way, the input-to-output transfer function, H(s), is:

$$H(s) = \frac{V_{BP}(s)}{V_{I}(s)} = \frac{R_{1}}{R_{IN}}$$
$$\frac{s/R_{1}C}{s^{2} + s(2-R_{1}/R_{2})/R_{1}C + 1/R_{1}^{2}C^{2}}.$$

Thus, the circuit implements a second-order bandpass-transfer function; the following **equations** yield the central frequency, ω_0 , and the quality factor, Q:

$$\omega_0 = 1/R_1C; Q = \frac{R_2}{2R_2 - R_1},$$

and the value of the gain, k, is:

$$k = \frac{R_1}{R_{IN}}Q = \frac{R_1}{R_{IN}} \left(\frac{R_2}{2R_2 - R_1}\right).$$

Thus, you can make the adjustments of ω_0 , Q, and k with R₁, R₂, and R_{1N}, respectively.

You can use the bandpass cell in Figure 1 in an audio equalizer. Figure 2 shows a possible implementation of a

designideas

graphic equalizer. The basis for the circuit is a bank of bandpass TQE cells. Note that the cells are TQE with lowimpedance input. Thus, the input network's R_{IN} converts $V_{IN}(t)$ and $V_{OUT}(t)$ to the corresponding input current, $I_{IN}(t)$. Adjusting potentiometer R_{IN} with its wiper to the far left $(X_1 \rightarrow 0)$ accentuates the frequency band that the corresponding cell covers in the overall circuit output. On the other hand, positioning the wiper of R_{IN} to the far right $(X_1 \rightarrow 1)$ causes a large amount of negative feedback to occur at this same frequency, thus causing attenuation in the forward-signal path. In each case, the remaining filters' TQE, receives percentages of both the input signal, $V_{IN}(t)$, and the output signal, $V_{OUT}(t)$, in ratios that their respective potentiometer settings determine.

You can derive the overall transfer function from Figure 2. The output voltage, $V_{OUT}(s)$, of the equalizer is:

$$\begin{split} & V_{OUT}(s) = - \\ \left\{ V_{IN}(s) + A \sum_{I=1}^{N} Z_{I}(s) \Biggl[\frac{V_{IN}(s)}{X_{1}R_{IN}} + \frac{V_{OUT}(s)}{(1 - X_{I})R_{IN}} \Biggr] \right\}, \end{split}$$

where $\boldsymbol{Z}_{I}(\boldsymbol{s})$ are the cells' transimpedances, and

$$A = \frac{R_B}{R_A}$$

If you define

$$H_{I}(s) = Z_{1}(s)/R_{IN}$$

then the transfer function of the equalizer becomes

$$\frac{V_{OUT}(s)}{V_{IN}(s)} = -\frac{1 + A \sum_{I=1}^{N} \frac{H_{I}(s)}{X_{I}}}{1 + A \sum_{I=1}^{N} \frac{H_{I}(s)}{1 - X_{I}}}.$$

Now, you can investigate the effect of various settings of the potentiometers. For example, in the case with all of the controls centered, X_1 equals 0.5 for each band. Then, $V_{OUT}(s)/V_{IN}(s)=-1$, as you would expect in a typical equalizer's response. Setting band I=1 to a value of X_1 and all other bands flat—that is, $X_1=0.5$ for I=2, 3, ... n), you obtain:




Figure 2 The TQE cells in this graphic equalizer have low-impedance inputs.

$$\begin{aligned} \frac{V_{OUT}(s)}{V_{IN}(s)} = \\ -\frac{s^2 + \left(\frac{\omega_{01}}{Q_1}\right) \left[1 + \frac{1}{1 + 2AM} \left(\frac{A}{X_1} - 2A\right) k\right] s + \omega_{01}^2}{s^2 + \left(\frac{\omega_{01}}{Q_1}\right) \left[1 + \frac{1}{1 + 2AM} \left(\frac{A}{1 - X_1} - 2A\right) k\right] s + \omega_{01}^2} \end{aligned}$$

which represents a bandpass filter with unity gain, or 0 dB, in the stopband and a gain of A_0 at resonance, and M is a constant representing the average value of the complete summation. M is approximately 1.3, or approximately 2.3 dB (**Reference 2**). Note that this gain can be higher—that is, boost—or lower than one. Considering as typical values M=1.3, A=1, and k=1, you can simplify the **equation** for passband gain A_0 , which is equal to the ratio of the s term coefficients, as:

$$A_{\rm O} = \frac{3.6 + \left(\frac{1-2X_1}{X_1}\right)}{3.6 + \left[\frac{1-2(1-X_1)}{1-X_1}\right]}$$

As an example, consider the case of an octave-band equalizer with 10 bands. In this case, the value of the quality factor for each band is about 1.42 (Reference 3), and the typical central frequencies of the 10 sections are 32 Hz to 16 kHz. Adjusting R_{IN} in the input of the cell TQE with its wiper to the left boosts the frequency band that the corresponding cell covers in the overall circuit output. For instance, if X_1 is 0.1, then A_0 is approximately 13 dB. On the other hand, positioning the wiper of R_{IN} to the right causes attenuation in the forward-signal path. So, if X_1 is 0.9, then A_0 is



Tiny Dual Full-Bridge Piezo Motor Driver Operates from Low Input Voltage – Design Note 436

Wei Gu

Introduction

Piezoelectric motors are used in digital cameras for autofocus, zooming and optical image stabilization. They are relatively small, lightweight and efficient, but they also require a complicated driving scheme. Traditionally, this challenge has been met with the use of separate circuits, including a step-up converter and an oversized generic full-bridge drive IC. The resulting high component count and large board space are especially problematic in the design of cameras for ever shrinking cell phones. The LT[®]3572 solves these problems by combining a step-up regulator and a dual full-bridge driver in a 4mm × 4mm QFN package. Figure 1 shows a typical LT3572 Piezo motor drive circuit. A step-up converter is used to generate 30V from a low voltage power source such as a Li-lon battery or any input power source within the part's wide input voltage range of 2.7V to 10V. The high output voltage of the step-up converter, adjustable up to 40V, is available for the drivers at the V_{OUT} pin. The drivers operate in a full-bridge fashion, where the OUTA and OUTB pins are the same polarity as the PWMA and PWMB pins, respectively, and the OUTA and OUTB pins are inverted from PWMA and PWMB, respectively. The step-up converter and both Piezo drivers have their own shutdown control. Figure 2 shows a typical layout.






Figure 2. Typical Layout for the Figure 1 Converter

Single Driver Application

Each full-bridge Piezo driver can be independently enabled and disabled by controlling the SHDNA and SHDNB pins. When held below 0.3V, SHDNA and SHDNB prevent the drivers from switching and keep the outputs in a high impedance state.

In applications where only one driver is used, the unused driver can be simply turned off without wasting any power by tying either SHDNA or SHDNB pin to the GND. Figure 3 shows a typical single driver application circuit where only driver A is enabled. The input pin PWMB is tied to GND.

LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners.




Figure 3. Single Driver Application Circuit

Using External Power Supply

The high output voltage of the step-up converter, adjustable up to 40V, is available for the drivers at the V_{OUT} pin. For some multiple Piezo motor applications with multiple LT3572s, all the full-bridge drivers are powered by an external high voltage power supply. In this case, the integrated step-up converter can be simply disabled and only the dual drivers are used. In Figure 4, the SHDN pin is tied to the ground so the step-up regulator is prevented from switching. The SW pin, RT pin, SS pin and PGOOD pin are left open. The V_{IN} pin should be connected to a voltage source between 2.7V and 10V and FB pin to any voltage between 1.3V and 3V. In this example, the V_{IN} pin and FB pin are connected together, and both drivers are fully functional while the step-up converter is not running. The V_{IN} current is normally below 10mA.




Figure 4. Using External Power Supply with Integrated Step-Up Converter Disabled

Operating Piezo Motor with Long Wires

In some cases, the Piezo motors are physically located far away from the driver. The parasitic inductance of the long connecting wires and capacitive Piezo motor form a high Q resonant LC tank. If the oscillation is not properly dampened, the driver pins would see large negative voltages, possibly causing spurious operation of the IC. Schottky diodes can be added at the OUTA and OUTB pins to prevent ICs from seeing large negative voltage. Another way to solve this problem is to add a resistor between the driver and the Piezo motor, as shown in Figure 5, to slow down the driving speed and dampen the oscillation. In this example, the connecting wires are 1-foot long twisted wires and the resistor is 20Ω . The voltage waveforms of the OUTB pin are shown in Figure 6 without the resistor, and Figure 7 with the resistor.

Data Sheet Download

www.linear.com




Figure 5. Adding a Resistor when Operating with Long Wires



Figure 6. OUTB Voltage Without the Resistor. Top Trace: OUTB Voltage (2V/Div), Bottom Trace: PWMB Voltage (2V/Div)




Figure 7. OUTB Voltage with the Resistor. Top Trace: OUTB Voltage (2V/Div), Bottom Trace: PWMB Voltage (2V/Div)

Conclusion

The LT3572 is a complete Piezo motor drive solution with a built-in high efficiency internal switch and integrated dual full-bridge drivers. Its fixed frequency, soft-start function, internal compensation and small footprint make the LT3572 a very simple and small solution to drive Piezo motors.

> For applications help, call (408) 432-1900, Ext. 3565

dn436/ LT/TP 0308 241K • PRINTED IN THE USA

PowerWise[®] High-Efficiency, Full-Featured Buck Regulator Family

national.com/switcher

Integrated Features for Optimized Power Supply Designs

LM20xxx Family Features


- External soft-start
- Tracking
- Precision enable
- Power good
- Pre-biased start-up
- · Enhanced system reliability
 - High accuracy current limit
 - Over-voltage protection, under voltage lockout, and over-current protection
- Available in eTSSOP-16 packaging

Feature Options


- · Fixed and adjustable switching frequency
- · Clock synchronization in
- Clock synchronization out

Applications

Powering FPGAs, DSPs, and microprocessors in servers, networking equipment, optical networks, and industrial power supplies **Highest Power Density 5A Regulators**



Efficiency vs Output Current (V_{IN} = 5.0V, V_{OUT} = 3.3V, fSW = 500 kHz)



Product Number	V _{IN} (V)	I _{OUT}	SYNC IN	Frequency Adjust	SYNC OUT	Frequency
LM20123	2.95 to 5.5	3				1.5 MHz
LM20133	2.95 to 5.5	3	~			Sync
LM20143	2.95 to 5.5	3		~		500 kHz - 1.5 MHz
LM20124	2.95 to 5.5	4				1 MHz
LM20134	2.95 to 5.5	4	~			Sync
LM20144	2.95 to 5.5	4		~		500 kHz - 1.5 MHz
LM20154	2.95 to 5.5	4			~	1 MHz
LM20125	2.95 to 5.5	5				500 kHz
LM20145	2.95 to 5.5	5		~		250 kHz - 750 kHz
LM20242	4.5 to 36	2		~		250 kHz - 750 kHz

For samples, datasheets, and more information about PowerWise products, visit:

national.com/switcher

Or call: 1-800-272-9959



designideas

approximately -13 dB. You must have a minimum input impedance in each cell for the input voltage, $V_{\rm IN}(t)$, and the feedback voltage, $V_{\rm OUT}(t)$. Thus, the inclusion of two resistors in series with each potentiometer $R_{\rm IN}$ in Figure 2 guarantees this resistance.EDN

REFERENCES

Carlosena, Alfonso, and Eusebio

Cabral, "Novel Transimpedance Filter Topology for Instrumentation," *IEEE Transactions on Instrumentation and Measurement*, Volume 46, No. 4, pg 862, August 1997, http://ieeexplore. ieee.org/xpl/freeabs_all.jsp?tp=& arnumber=650789&isnumber=14 201.

² Greiner, RA, and Michael Schoessow, "Design Aspects of Graphic

Equalizers," *Journal of the Audio Engineering Society*, Volume 31, No. 6, pg 394, June 1983, www. aes.org/e-lib/browse.cfm?elib= 4574.

Bohn, Dennis A, "Constant-Q Graphic Equalizers," *Journal of the Audio Engineering Society*, Volume 34, No. 9, September 1986, www. rane.com/pdf/constanq.pdf.

AMI-to-NRZI-direct-conversion circuit tolerates unequalized pulse tails

Glen Chenier, TeeterTotterTreeStuff, Allen, TX


AMI (alternate-mark inversion) is a three-level—positive, zero, negative—copper-cable transmission code with the useful property of having no dc component for ease of ac coupling using capacitors or line-coupling transformers and a spectral peak at one-half the symbol rate. The zeros symbols transmit as 0V; the ones symbols transmit at half-unit intervals with alternating-line polarity to maintain the dc balance.


An interesting feature of the threelevel AMI code is that you can easily translate it directly from and to the two-level NRZI (non-return-to-zeroinverted) code. The basis for NRZI is a transition, not a level; an NRZI edge in either the rising or the falling direction signifies a logic one. A lack of transition in a given symbol interval signifies a logic zero. Thus, the NRZI code is invertible without destroying the logic sense. Absolute level is meaningless.

The only information content is the change or no change of level at the expected transition time. Likewise, the AMI code is invertible; you need not worry about the twisted-pair polarity. **Figure 1** shows the relationships between NRZ (non-return-to-zero), NRZI, and AMI codes.

The usual receiveddata-recovery method for AMI comprises a pair of voltage-level slicers, or comparators, that combine the transmissionline-positive and -negative marking symbols into a two-level RZ code (Figure 2a through d). The symbols are then further changed into the standard NRZ-logic representation (not shown), typically with a D-type sampling flip-flop or similar circuitry.

One impediment to successful AMI transmission over distance is the "pulse-tail"-cable artifact. When you do not drive the cable to a positiveor a negative-marking pulse, such as in a zero following a one, the last transmitted marking pulse extends in time and slowly decays to zero. This effect becomes more pronounced as the cable gets longer, and, unless you eliminate it through the use of a frequencyequalization network that matches the cable-length and -attenuation characteristics, it will wreak havoc on the data-recovery slicers (**Figure 2e** and **f**).






You can easily convert two-level NRZI to three-level AMI through a straightforward algorithm that you can implement with a few gates and line drivers, a transformer, and a delay line if the system clock is unavailable. If no NRZI transition exists, transmit nothing for that symbol interval. For every rising NRZI edge, transmit a marking pulse, usually with a duration of onehalf-symbol interval. For convenience, assign this pulse polarity as positive. For every falling NRZI edge, transmit a similar marking pulse of the opposite polarity to that of the rising edge. This step automatically creates the alternate marking polarities. Again for convenience, assign this pulse polarity as negative.

Recovering the NRZI directly from the AMI is likewise a straightforward algorithm (**Figure 3a** and **b**). If there is no received-voltage-threshold crossing of opposite polarity to that of the previous marking-threshold crossing, retain the last received-marking state at logic high or logic low. If the received-AMI voltage crosses a threshold at a polarity opposite to the current state

> of the detector output, toggle the detector output to the state associated with that new polarity. Again, for convenience, if the AMI-pulse-threshold crossing is positive above the midlevel, or zero, toggle the detector output to a rising edge; if the AMI-pulse-threshold crossing is negative below the midlevel, or zero, toggle the detector output to a falling edge.

CAPLESS DirectDrive[™] HEADPHONE AMPLIFIERS FEATURE DIGITAL VOLUME CONTROL

Ideal for Portable Designs—Clickless/Popless Operation, Flexible Inputs, I²C-Controlled Volume Setting



- No Output Capacitors Needed
- ♦ Adjustable Bass Boost
- ♦ 32-/64-Step Volume Control
- Clickless/Popless Operation
- ♦ High > 85dB PSRR
- ♦ Configurable I²C Address
- Low Shutdown Current
- ♦ FM Receiver Input Support

Part	Description	Supply Voltage (V)	Package (mm x mm)
MAX9723	Headphone amp with bass boost, 32-step volume control	1.8 to 3.6	16-UCSP™ (2 x 2), 16-TQFN (4 x 4)
MAX9726	Headphone amp with bass boost, 64-step volume control	2.7 to 5.5	20-UCSP (2 x 2.5), 20-TQFN (4 x 4)
MAX9729	Headphone amp with bass boost, 32-step volume control, input mux	1.8 to 3.6	28-TQFN (5 x 5)

UCSP is a trademark of Maxim Integrated Products, Inc.

WWW.maxim-ic.com/MAX972X-info FREE Audio Design Guide — Sent Within 24 Hours! CALL TOLL FREE 1-800-998-8800 (7:00 a.m.-5:00 p.m. PT) for a Design Guide or Free Sample








Distributed by Maxim Direct, Avnet Electronics Marketing, Digi-Key, and Newark. The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. © 2008 Maxim Integrated Products, Inc. All rights reserved.

designideas

From these algorithms, you can see that this receiving method directly translates the AMI code into the NRZI code. Also, by its requirement for alternate marks to cross the zero level and the subsequent opposite threshold to cause an output toggle, this method is immune to the marking-pulse tails that poorly or nonequalized lengths of transmission line cause (**Figure 3c** and **d**). This effect gives rise to the possibility of eliminating the amplitude/frequency-equalizer portion of the receiver for high-bit-rate data transmission on medium-length copper cables.

A circuit that fulfills the receiver algorithm is a Schmitt trigger with an upper trip point and a lower trip point that are above and below the midlevel of the AMI three-level signal. You can easily set this point as a hardware bias with ac coupling of the dc-balanced AMI signal because there is virtually no baseline wander with AMI (Figure 4). Gain and drive level are not critical as long as sufficient pulse amplitude exists to cross the trip thresholds. If the signal is excessively strong or the trip thresholds are close to the midsignal level, the circuit still correctly translates data as long as no end-of-pulse ringing crossing into the opposite trip thresholds occurs. If this scenario occurs, pulse tails are beneficial, and you can artificially introduce them for the minimum operational cable length if necessary. For some oscilloscope-photo waveforms using the ECL Schmitt trigger of Figure 4, go to www.edn.com/080306di.EDN






Figure 2 These waveforms show the usual transcoding of AMI to RZ. Two digital comparators slice bandlimited, equalized AMI (a). ORing the comparators, one for positive polarity (b) and one for negative polarity (c) produces RZ data (d). The digital comparators may themselves be Schmitt triggers for clean switching and immunity to small noise levels riding on the analog AMI. Unequalized AMI, superimposed on equalized AMI (e) causes the marking pulse tails, resulting in a highly distorted and error-filled RZ data waveform (f).





Figure 3 A Schmitt trigger directly converts bandlimited, equalized AMI (a) into the original NRZI (b). Once AMI crosses a trip point, no further transition at Schmitt output (c) is possible until the AMI crosses the opposite trip point. Unequalized AMI, superimposed on equalized AMI, cause marking pulse tails, resulting in little waveform distortion (d). Some data-dependent timing jitter occurs because of leading-edge intersymbol interference.

DUAL, NV AUDIO POTENTIOMETERS PROVIDE LOW-NOISE, LOW-DISTORTION DIGITAL VOLUME CONTROL

Available in Single-Supply (+5V) and Dual-Supply (±7V) Versions



- Dual, 63-Position, Audio Taper Potentiometers plus Mute
 - ♦ 1dB/Step from 0dB to -62dB
 - ♦ > 90dB Mute
 - Zero-Crossing Detector Eliminates Switching Noise
 - Nonvolatile Wiper-Storage Option
- Low 0.005% (typ) THD+N and 110dB (typ) Crosstalk
- ◆ I²C-Compatible Serial Interface
- Three Address Pins Allow Up to Eight Devices on I²C Bus

Part	Analog Supply Range (V)	Temp Range (°C)	$\begin{array}{c} \text{End-to-End} \\ \text{Resistance } (\textbf{k}\Omega) \end{array}$	Package
DS1881E-045+	0 to +5			16-TSSOP
DS1881Z-045+	0 10 +3	-40 to +85	45	16-S0
DS1882E-045+	-7 to +7	-40 10 +00		16-TSSOP
DS1882Z-045+	-7 10 +7			16-S0



FREE Digital Potentiometers Design Guide—Sent Within 24 Hours! CALL TOLL FREE 1-800-998-8800 (7:00 a.m.–5:00 p.m. PT) for a Design Guide or Free Sample







Distributed by Maxim Direct, Avnet Electronics Marketing, Digi-Key, and Newark. The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. © 2008 Maxim Integrated Products, Inc. All rights reserved.

designideas


Virtual RF generator measures load impedance and power

Michael Nasab, Circuit Mentor, Boulder Creek, CA

Calculating the load impedance and power consumption at high frequencies in RF circuits is a tedious task. This Design Idea describes a VI (virtual instrument) that provides an easy way to quickly and effectively measure these parameters. You can measure and display the power and impedance of various types of loads, such as resistive or series/parallel tank circuits, at any given frequency. Using National Instruments (www.ni.com) LabView, you can easily modify the VI to accommodate any type of load having any complexity. The virtual RF generator comprises power-supply, amplifier, and load-select/measurementdisplay modules.

The amplifier module, with as much as 90% efficiency, provides frequencies of 100 kHz to 1 MHz with adjustable ac power applied to the load. The load-select-and-display module provides a sine or square waveform, load-selection type, and adjustment.

Figure 1 shows the VI driving a resistive load. Adjusting the frequency from minimum to maximum has no effect on the output impedance and power. You can download the VI and watch a flash movie describing three examples at www.circuitmentor.com.**EDN**





a leap ahead in rotary encoders

- Contactless
- ► 360° angle range
- ▶ 8 to 12-bit resolution
- ► AEC-Q100 gualified
- Harsh environments
- ► High temperature & speed


AS5130 AS5043 AS5030 AS5040 AS5140H 155046



West Coast (408) 345-1790 · East Coast (919) 676-5292 www.austriamicrosystems.com

INDUSTRY'S FIRST ULTRA-BROADBAND HDMI/DVI SWITCHES

Two-Chip Solution Enables Picture-Perfect 1080p Performance



HDMI[™]/DVI[™] TMDS Switch (MAX4886)

- ◆ 3.3V Rail-to-Rail Switch
- ♦ 2.6GHz (typ) Bandwidth
- 1920 x 1080 Pixels
- Less than 20ps Skew
- -0.6dB (typ) Ultra-Low Insertion Loss
- ◆ 3.5mm x 9.0mm, 42-Pin TQFN Package

TMDS is a registered trademark of Silicon Image, Inc. HDMI is a trademark of HDMI Licensing, LLC. DVI is a trademark of Digital Display Working Group (DDWG). *Human Body Model.

Low-Frequency Control Switch (MAX4929E)

- Integrated Control: Two Sources to One Sink
- ◆ ±15kV ESD Protection* on All External I/Os
- Hot-Plug Detect Signal Matches MCU to TTL Levels
- ♦ 3.0V to 5.5V DDC Output Clamping
- ◆ 4mm x 4mm, 20-Pin TQFN or 20-Pin QSOP



www.maxim-ic.com/MAX4886-info

FREE Mux & Switch Design Guide—Sent Within 24 Hours!

CALL TOLL FREE 1-800-998-8800 (7:00 a.m.-5:00 p.m. PT) for a Design Guide or Free Sample







Distributed by Maxim Direct, Avnet Electronics Marketing, Digi-Key, and Newark. The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. © 2008 Maxim Integrated Products, Inc. All rights reserved.

EDITED BY SUZANNE DEFFREE SUDDOUCONSTANT OF THE SUBDOUCONSTANT OF THE SUZANNE DEFFREE LINKING DESIGN AND RESOURCES

Demand grows for distributor-demand creation

emand creation-the use of price reductions or other incentives to create or increase immediate sales response for a product or service among consumers or resellers-is a growing aspect of the distribution business, according to Harley Feldberg (photo), president of Avnet Electronics Marketing (http://em.avnet.com), an operating group of Avnet (www. avnet.com) Inc. The executive notes that, over the last two years, suppliers have been embracing distribution for demand creation, offering more attractive rewards, including bonuses for superior performance in demand creation.

Feldberg notes that, 10 or 15 years ago, there were a number of broad-line-semiconductor manufacturers. Feldberg says,



"Almost all of our key suppliers have gotten more focused on a select group of technologies. Because of that [focus], there is an opening for someone to fill the void of aggregating all of these technologies into ... what we internally call a design chain. ... That trend has been driving a need on our suppliers' behalf to rely more on the channel for demand creation, especially in the mass market"

Avnet in 2007 promoted one of its latest demand-creation wins: Maxim Integrated Products. The agreement marked a change in the analog-, linear-, and mixed-signal-semiconductor maker's business model— Maxim declined to use the distribution channel for demand creation for 25 years. "Maxim is one of a few large semiconductor guys that hasn't embraced the channel," Feldberg says. "There probably aren't a lot of commodities that are better suited for distribution in general than analog [products]. ... In many ways, it's a custom product."

Feldberg estimates that, of Avnet's total business, approximately 35% currently comes from demand creation. He says the electronics-supply-chain giant's "loose goal" over time is for 50% of its business to be demand-creation-like, with the remaining half coming from fulfillment.

APPLICATION PROCESSORS FACE FALLING UNIT PRICES Although application

OUTLOOK

processors are increasingly important enablers of multimedia capabilities in high-end smartphones and feature phones, this market will face challenges over the next several years, according to ABI Research (www.abiresearch. com). The company expects that, from 2007 to 2012, dropping unit prices will offset strong unit growth, according to ABI Senior Analyst Doug McEuen. "After significant increases during the next two years, the decline in unit prices will compress the application-processor revenue to a flat growth rate," he says.

Obstacles to applicationprocessor-unit shipment growth include integration and the emergence of ultralowcost handsets.

ABI Research estimates that application-processor revenue will reach nearly \$2.8 billion by 2012, with unit shipments of 553 million at a cost of \$5.04 per unit. Despite an expected decline in smartphone revenue from \$3.3 billion in 2007 to \$2.1 billion in 2012, the company projects that the smartphone segment will be the largest market for application-processor-unit shipments in the five-year period. High-end feature-phone unit shipments are expected to increase by 42%, and revenue will rise by almost 21%, McEuen says.

🖉 GREEN UPDATE

ONTARIO BEGINS WEEE DIRECTIVE COMPLIANCE

Ontario, Canada, is implementing its own version of the WEEE (waste-electrical-and-electronic equipment) directive for the recycling, reuse, and refurbishment of certain electronics. The Ontario Electronic Stewardship (www. ontarioelectronicstewardship.ca) backs the plan, which should impact electronics design, just as previous versions of WEEE have in the European Union and Asia-Pacific countries. The plan follows Ontario's Waste Diversion Act and Regulation 393/04, which designates a list of electronic equipment that requires waste-diversion programs.

The directive proposes to establish an industry-led, provincewide waste-diversion program for electronic equipment in two phases. The first phase will cover computers and accessories, computer monitors, printers, fax machines, and televisions. The second phase will add PDAs, copiers, flatbed scanners, land-line and cell phones, and audio-visual equipment. The Ontario Electronic Stewardship is moving to Phase One, with Phase Two implementation expected thereafter.

Like the previous countries that have launched a WEEE directive, Canada is initiating WEEE to reduce its waste, as well as keep hazardous chemicals out of landfills. The country has also recognized the reuse of resources such as ferrous metals, aluminum, and copper, which electronics often contain. Ontario joins several other Canadian provinces, including Alberta, Nova Scotia, and Saskatchewan, in taking WEEE action.

Accelerating the **Speed of Design**.



Avnet Memec focuses on a select group of leading suppliers to provide original equipment manufacturers (OEMs) a high level of technical expertise — enabling the swift and accurate design of leading-edge products.

With factory trained and certified support, Avnet Memec specialists offer a level of technical depth unmatched in the industry. With easy access to our industry experts, your projects move forward with greater velocity, driven by in-depth technical expertise. That translates into faster time to market for you, with greater ease and confidence. From Design to Delivery.[™] Avnet is ranked Best-in-Class* for seminars, technology, education and training, as well as design and engineering services — proof that we consistently deliver:

> Proactive engineering support

> Factory certified FAEs

Accelerate Time to Market.[™] Visit the Avnet Design Resource Center[™] at: www.em.avnet.com/drc





Accelerating Your Success

1 800 332 8638 www.em.avnet.com



YEAH. IT'S THAT FAST. IT'S THAT SIMPLE.



Some companies are just known for their consistent quality.

From quote to delivery, we serve up the world's best online PCB ordering. Consistent, quality proto-boards, every time.

www.sunstone.com

- 2-6 layer, quickturn proto-boards
- Complete customer service, 24/7, 365 days a year
- Over 30 years of manufacturing experience
- The ultimate in easy online PCB ordering

"Sunstone has done a great job with all of our orders. We rely on your easy online ordering system, quality boards, and fast lead times."



- Sunstone customer feedback



13626 S. Freeman Road Mulino, OR 97042 | 503.829.9108

productroundup

POWER SOURCES



Rectifier module provides 2000W of power

With a typical power-conversion efficiency of 96%, the Flatpack2 HE rectifier module suits use in telecommunications applications. The 48/2000 ac/dc power rectifier provides a stand-alone 48V rectifier and a battery charger providing 2000W of power. Features include a CAN (controller-area-network)-bus interface, an 85 to 300V-ac input-voltage range, and a 41.7A maximum output current. Protection capabilities include overvoltage shutdown, a blocking diode, short-circuit and high-temperature protection, and a front-to-back airflow with chassis-integrated heat sinks. The Flatpack2 HE rectifier module costs \$450.

Eltek Valere, www.eltekvalere.com

Power adapter provides 84% efficiency

Targeting worldwide use, the AD80 ac/dc power adapter features a universal 90 to 264V-ac input voltage and produces one regulated 24V output voltage capable of 3.25A continuous delivery. The adapter complies with the One Watt Input Energy Star/Blue Angel requirement and provides 84% typical efficiency. The adapters include comprehensive protection against, including automatic recovery from, overvoltage, overcurrent, and overpower conditions and have a 300,000-hour MTBF (mean-time-between-failures) rate at a full load and 25°C ambient temperature. Providing a

0 to 40 $^{\circ}\mathrm{C}$ operating temperature without derating, the AD80 ac/dc power adapter costs \$45.

Emerson Network Power, www. powerconversion.com

Wall-mount rectifier system provides a range of output voltages

The wall-mount RF series of rectifiers operates stand-alone or in parallel, providing redundancy or higher output ratings. The rectifier system functions as an alternative to rack-mount units for powering a variety of telecom equipment. Features include a 290 to 700W output-power range with 12, 24, and 48V output voltages; a 100 to 275Vac input range for output power; and active power-factor correction. Prices for the RW series of convection-cooled units range from \$520 to \$620.

Unipower Telecom, www.unipowercorp.com

POL converters power DDR 1, DDR2, and DDR3 memory

Claiming 88% efficiency, the 60A VCN60BADJTU-1C and 70A VCN70BADJTU-1C POL (point-ofload) dc/dc converters provide a 50A/ in.3 current density. The converters feature a programmable 0.6 to 3.5V outputvoltage range with 0.5% typical setpoint accuracy, 12V-dc input voltage, and a standard 1U module height. High-current densities allow powering of DDR1, DDR2, and DDR3 memory, as well as general-purpose ICs in multiple applications. Additional features include a softstart circuit, differential remote sensing, power-good signal, prebias turn-on, and output enable. The 60 and 70A versions measure 61×9.5×31.8 and 61×16.8×31.8 mm, respectively and cost \$23.10.

Murata Power Solutions, www. murata-ps.com

Switchers provide autoranging from 90 to 264V-ac input

Providing 250W of output power in a U chassis, the MPA250X ac/ dc-switcher series includes an autoranging 90 to 264V-ac input and power-factor correction. The 10 models operate over a 90 to 132 or 180 to 264V-ac autoranging input, allowing tightly regulated single outputs. Factory-set, user-adjustable outputs are 5, 9, 12, 15, 18, 24, 28, 36, 48, or 54V dc. Features include

productroundup

a power-factor correction to EN61000-3-2 A, FCC class B emissions, 3000Vac I/O isolation, and a 20-msec holdup time. Available in a $5\times3.2\times1.5$ -in. 1U chassis, members of the MPA250X family cost \$75.40 each.

MicroPower Direct, www. micropowerdirect.com

1000 and 1500W power supplies operate in explosive-gas atmospheres

Adding to the vendor's 500W LZ-Sa series of industrial power supplies, the 1000 and 1500W power supplies target industrial and commercial applications. Suiting harsh environments, the devices comply with military standard 810E for shock and vibration and operate in explosive-gas atmospheres. Available in 12V in 1000W or 24V in 1000 or 1500W, the power supplies feature 10 to 15.75V and 18 to 29.4V user-adjustable ranges, respec-



tively. Integral fan-cooling provides fullrated output power from -40 to $+60^{\circ}$ C and derating linearity to a 60% load at a 71°C ambient temperature. Accepted input ranges include 85 to 265V ac and 47 to 440 Hz, and the devices feature active power-factor and harmonic correction. The power supplies comply with SEMI-F47 standards for a 100V-ac input droop at full load and provide a 75-mV p-p output ripple and noise. Providing 20-msec holdup and ride-through allows the devices to avoid nuisance tripping during transient electrical interruptions. Available in 5.62×4.75×10.5-in. packages, the LZSa1000 and LZSa1500 cost \$825 and \$1250 (100), respectively. Lambda, www.lambdapower.com

INTEGRATED CIRCUITS

ADC features 1M samples/sec and 16 input channels

Providing 1M-sample/sec conversion speed using 2.4 mA suits the AS1542 multichannel successiveapproximation ADC for networking equipment, motor control, industrial automation, wired and wireless communications, and other forms of data acquisition. Providing 12-bit resolution on each of the 16 input channels, the channels are software-configurable as 16-channel single-ended or eightchannel fully-differential analog inputs. Features include a 2.7 to 5.25V supply voltage, a -40 to $+85^{\circ}$ C temperature range, and a 0.5-µA supply current in automatic-shutdown mode. The converter includes an interfacedrive-voltage function enabling a serial interface connecting to 3 or 5V processor systems independent of the ADC's supply voltage. A sequencer and channel counter allow continuous or single conversions on selected channels with no additional user input or interruption of conversions. The device can be interfaced using a high-speed SPI (serialperipheral interface)/QSPI (queued-serial-peripheral interface)/Microwire or DSP (digital-signal-processing) interface. The AS1542 successive-approximation ADC costs \$4.88 (1000). **austriamicrosystems, www. austriamicrosystems.com**

16-channel analog switches target medicalultrasound applications


Targeting medical- and nondestructive-testing applications, the high-voltage, 16-channel HV2631 and HV2731 analog switches provide highresolution imaging for medical-ultrasound-diagnostic-imaging equipment. The units are available as two sets of eight SPST (single-pole/single-throw) analog switches; both ICs' outputs provide a 22Ω typical on-resistance. The HV2731 features integrated bleed resistors for discharging residual dc voltages and reducing erroneous signals. All parts comply with "green" and ROHS (restriction-of-hazardous-substances) initiatives. Available in LQFP-48 packages, the HV2631FG-G and HV2731-FG-G cost \$14.75 and \$14.95 (1000), respectively.

Supertex, www.supertex.com

Powerline-communications chip set has a 100-Mbps maximum data rate

Comprising the DSS8101 PHY (physical)/MAC (media-accesscontrol)-layer chip and the DSS7800 AFE (analog front end) chip, the Montgo powerline-communications chip set provides a 100-Mbps maximum data rate. The chip set offers full interoperability with the vendor's UPA-DHS (Universal Powerline Association/Digital Home Systems Standard)-compliant 200-Mbps products and future 400-Mbps powerline products. The Montgo powerline-communications chip set costs \$5.55.

DS2, www.ds2.com



Go to www.intersil.com for samples, datasheets and support

Intersil – Switching Regulators for precise power delivery.

©2007 Intersil Americas Inc. All rights reserved. The following are trademarks or services marks owned by Intersil Corporation or one of its subsidiaries, and may be registered in the USA and/or other countries: Intersil (and design) and i (and design).



EDN productmort

This advertising is for new and current products.



How to keep track of it all?

Easily create and manage multi-level parts lists and specs, calculate costs, generate shopping and kit lists, print labels, generate RFQs and POs and much more...



Parts List Manager

Cet the full function DEMO at **WWW.trilogydesign.com**

Trilogy Design / 200 Litton Dr. #330 Grass Valley, CA 95945 / 530-273-1985





ROSE **MURPHY** T: 781-734-8457 E-mail: MurphyS@Reedbusiness.com

EDN ADVERTISER INDEX

Company	Page
Agilent Technologies	45
Allied Electronics	28
Analog Devices Inc	19
	21
Astrodyne	C-3
Atmel Corp	50
austriamicrosystems AG	70
Avnet Electronics Marketing	12
	73
Cirrus Logic Inc	43
Digi-Key Corp	1
EMA Design Automation	C-4
Fairchild Semiconductor	11
Fujitsu Microelectronics America Inc	23
Intersil	27
	35, 77
Keithley Instruments Inc	33
LeCroy Corp	8
Linear Systems	56
Linear Technology Corp	57
	59, 60
	63-64
Maxim Integrated Products	67
	69
	71
Memory Protection Devices	54
Micrel Semiconductor	31
Microchip Technology	25
Microsoft Corp	37
National Instruments	41
National Semiconductor	4
	13-14
	65
NEC Tokin Corp	15
Pico Electronics	36
	46
	58
Power One Inc	55
Rabbit Semiconductor	44
Radicom Research	78
Renesas Technology Corp	2
Samtec USA	34
Signal Consulting Inc	52
Silicon Labs	49
Stanford Research Systems Inc	53
Sunstone Circuits Inc	74
	78
Texas Instruments	C-2
	3
	6
That Corp	54
Trilogy Design	78
Vicor Corp	16

EDN provides this index as an additional service. The publisher assumes no liability for errors or omissions.

EDN's 18th Annual INNOVATION AWARDS

Join us as we honor the 2007 Innovator and Innovations of the Year winners.

Monday, April 14, 2008

4th Street Summit Center San Jose, California

Go to www.EDN.com/Innovation for information and tickets.

Presented by:

inno ation




Sponsored by:







NATIONAL INSTRUMENTS Power, power everywhere but nary a watt to blink



il fields—often miles in diameter—dot the farmland around Calgary, Alberta. Some fields contain more than 200 pumps. Although some people consider them picturesque, these pumps can produce an environmental disaster. The three-phase, 550V-ac electric motors that typically drive these

machines pump thousands of gallons per minute of an oil-brine mixture through miles of pipe to the processing plant. If the

processing plant fails, a reservoir stores the flow from the wells for eight hours. After that, pumping would cause the oil-brine mixture to flood the surrounding farmland. The only remedy would be to replace the land at astronomical cost. Turning off the power would stop the pumps but leave a large farming area in the dark. In winter, snow makes driving to the wells impossible.

An engineer at an oil company, Rick, had an idea: Interrupt power for 10 seconds, restore it for 20 seconds, and interrupt it again for 10 seconds. A sequence decoder at each well site could turn off the pumps until an operator manually restarted them. The power company's managers initially vetoed to the processing plant. If the this approach. But when Rick described a scenario of oil fields at the ends of snowed-in roads producing oil and brine that had to go somewhere at -40° F, they quickly changed their minds.

The request for proposal specified a device that would operate on threephase, 550V-ac power and continue operating during the power-interruption sequence; operate over -40 to $+100^{\circ}$ F; and detect a power-interruption sequence of 10 seconds off, 20 seconds on, 10 seconds off, and then on again indefinitely. The device would then leave the pump-motor contactors off until an operator manually reset them.

In those days, there were no supercapacitors, and capacitors with the required ratings were too large and too expensive. Batteries at this temperature range would unacceptably compromise reliability and increase maintenance costs. It occurred to me that the energy a capacitor stores is proportional to the square of the capacitor's voltage. So, with relatively small capacitance requirements and a little two-transistor regulator, we could charge the capacitor to 60V dc with a power resistor and one diode, and the regulator could provide 10V dc for longer than one minute.

Now, we had to consider how to control a 550V-ac contactor solenoid. When the device detected the poweroff sequence, it had to turn off power until someone manually reset it. The peak value for 550V ac is approximately 780V, so, in the worst case, the control device would have to sustain 1000V peaks-and inductive spikes-not a job for a CMOS device! A magnetic circuit breaker and an SCR (silicon-controlled rectifier) would do it: When the SCR triggered, it would briefly apply 10V to the breaker coil, and the breaker would trip, opening the SCR and the motor-control contactor-solenoid circuits. The contactor would open and stay open until an operator reset the breaker. But we were still concerned about the 1000V peaks and inductive spikes on the circuit-breaker contacts. An engineer at circuit-breaker manufacturer ETA (www.e-t-a.com) told me that the breaker that I was considering would survive in this application.

After Rick awarded the contract, he told me that a competitor had phoned him for a clarification of the specifications. He asked, "How are we supposed to keep this thing going during the power-off periods? Should we use a battery?"

Rick replied, "No."

"Well then, what are we supposed to do?" he asked.

Rick replied, "Think!"EDN

Walter Lindenbach founded and operated Calgary Controls Ltd and is now retired. Share your Tales from the Cube and receive \$200. Contact edn. editor@reedbusiness.com.

CUSTOMIZE IT. FAST AND FLEXIBLE POWER SUPPLIES



Astrodyne provides the most Rapid Resolution to your custom power supply challenges. Our experienced engineers will help you to create an efficient modified power solution in both small and large quantities. Tailored to your space and performance needs, Astrodyne delivers all this and more... at the right price:

- Modified Output Voltages
- Specialty I/O Connectors

- Cable/Connector Assemblies
- Full Custom Electrical Design
- Mechanical and Packaging Design
- Label and Package Customization

Call today to find your innovative custom power supply solution. We'll listen and deliver the Rapid Resolution you deserve.


astrodyne.com 800.823.8082



Cadence PSpice Technology

For engineers who see the world differently

Simulation



PCB SI Custom IC Analog Digital Libraries Mechanical PLM

Advanced simulation for analog and mixed-signal environments

Constrained by increased design complexity and shorter design cycles, PCB design teams need fast and reliable simulation to achieve design completion. Cadence[®] full-featured analog simulator with support for digital elements helps solve virtually any design challenge—from high-frequency systems to low-power IC designs. The powerful simulation engine integrates easily with Cadence PCB schematic entry solutions, improving time to market and keeping operating costs in check. An interactive, easy-to-use graphical user interface provides complete control over the design process.

Advanced analysis for maximum circuit performance

Only Cadence PSpice[®] simulation offers the technology needed by professional engineers to solve their complex design problems. The advanced analyses allows designers to automatically maximize the performance of circuits. With features like sensitivity analysis, optimization, Smoke (stress audit), and Monte Carlo (yield analysis), engineers don't just determine if their designs work, they make them work better.

Designers can now perform system-level simulations that include realistic electrical models of actual components. The integration of PSpice technology and MATLAB[®] Simulink[®] (SLPS) brings two industry-leading simulation tools into a powerful co-simulation environment.

Boost your productivity with Cadence PSpice Simulation today!

Experience the new features of PSpice 16.0 by visiting EMA, a Cadence Channel Partner, online at www.ema-eda.com/PSpice or call us at 800.813.7288

©2008 EMA Design Automation, Inc. All rights reserved in the U.S. and other countries. Cadence and PSpice, are registered trademarks of Cadence Design Systems, Inc. MATLAB and Simulink are registered trademarks of The MathWorks. All other marks are the property of their respective owners. **cādence**[™] CHANNEL PARTNER

